U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Block buffer for instruction/operand caches

Patent 5423016 Issued on June 6, 1995. Estimated Expiration Date: Icon_subject June 6, 2012. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

3806888

Cache bypass control for operand fetches
Patent #: 4189770
Issued on: 02/19/1980
Inventor: Gannon ,   et al.

Operand alignment controls for VFL instructions
Patent #: 4189772
Issued on: 02/19/1980
Inventor: Liptay

Command queue apparatus included within a cache unit for facilitating command sequencing
Patent #: 4225922
Issued on: 09/30/1980
Inventor: Porter

Cache memory command buffer circuit
Patent #: 4354232
Issued on: 10/12/1982
Inventor: Ryan

Cache/disk subsystem with cache bypass
Patent #: 4433374
Issued on: 02/21/1984
Inventor: Hanson ,   et al.

Cache memory architecture with decoding
Patent #: 4437149
Issued on: 03/13/1984
Inventor: Pomerene ,   et al.

Physical cache unit for computer
Patent #: 4646233
Issued on: 02/24/1987
Inventor: Weatherford ,   et al.

Cache move-in bypass
Patent #: 4851993
Issued on: 07/25/1989
Inventor: Chen ,   et al.

Method and apparatus using a cache and main memory for both vector processing and scalar processing by prefetching cache blocks including vector data elements
Patent #: 4888679
Issued on: 12/19/1989
Inventor: Fossum, et al.

More ...

Inventors

Application

No. 840464 filed on 02/24/1992

US Classes:

711/123User data cache and instruction data cache

Examiners

Primary: Harvey, Jack B.
Assistant: Lane, Jack A.

Attorney, Agent or Firm

International Class

G06F 013/00

Abstract

A method of and apparatus for efficiently transferring data between a memory system and an instruction processor having a dedicated cache memory. A read request within the instruction processor for a data element not currently stored within the dedicated cache memory creates a read cache miss condition. A transfer of the eight word block containing the requested data element is initiated from the memory system beginning with the 72 bit double word containing the requested data element. The eight word block of data is placed into a block buffer upon being received by the instruction processor. The instruction processor is permitted to resume instruction execution and access to the cache memory as soon as the requested data element has been received by the block buffer. The eight word data block is transferred from the block buffer to cache memory at the next read cache miss condition. The block buffer has a no save designator for block transfers and other accesses for which near term subsequent access to buffered data is unlikely. Data designated no save is not transferred from the block buffer to the cache memory.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?