U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method and apparatus for unique address assignment, node self-identification and topology mapping for a directed acyclic graph

Patent 5394556 Issued on February 28, 1995. Estimated Expiration Date: Icon_subject December 21, 2012. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

3693155

Partitionable parallel processor
Patent #: 4344134
Issued on: 08/10/1982
Inventor: Barnes

Programmable I/O device identification
Patent #: 4360870
Issued on: 11/23/1982
Inventor: McVey

Automatic device selection circuit
Patent #: 4443866
Issued on: 04/17/1984
Inventor: Burgiss, Sr.

Access control to a shared resource in an asynchronous system
Patent #: 4660169
Issued on: 04/21/1987
Inventor: Norgren ,   et al.

Multicast routing algorithm
Patent #: 4740954
Issued on: 04/26/1988
Inventor: Cotton ,   et al.

Modular data routing system
Patent #: 4763329
Issued on: 08/09/1988
Inventor: Green

Fiber-optic star tree network
Patent #: 4809362
Issued on: 02/28/1989
Inventor: Claus ,   et al.

Method of overlaying virtual tree networks onto a message passing parallel processing network
Patent #: 4845744
Issued on: 07/04/1989
Inventor: DeBenedictis

Binary tree parallel processor
Patent #: 4860201
Issued on: 08/22/1989
Inventor: Stolfo ,   et al.

More ...

Inventor

Assignee

Application

No. 994402 filed on 12/21/1992

US Classes:

709/220, NETWORK COMPUTER CONFIGURING340/825.02, Tree or cascade709/223COMPUTER NETWORK MANAGING

Examiners

Primary: Bowler, Alyssa H.
Assistant: An, Meng-Ai T.

Attorney, Agent or Firm

International Classes

G06F 003/00
G06F 009/00
G06F 013/00

Abstract

A node identification system is described for use in a computer system in which the various components of the system are interconnected via nodes on a communications bus. Once the topology of the nodes has been resolved into an acyclic directed graph, each node may be assigned a non-predetermined unique address. Each node having a plurality of ports has an apriori assigned priority for port selection. Each child node connected to a parent is allowed to respond in the predetermined sequence depending upon the port through which it is connected to its parent. Each node in the graph will announce its presence according to its location in the graph. Each receives an address incremented from the previous addresses assigned, thereby insuring uniqueness. The same mechanism may be implemented to allow each node in turn to broadcast information on the bus concerning the parameters of its local host. Likewise, additional information may be conveyed from each node concerning connections to other nodes thereby allowing a host system to generate a map of the resolved topology including any information about disabled links which may be used for redundancy purposes.

Other References

  • Bowie, "Distributed Operating Systems," Abstract, Computer Science Conference, Feb. 20, 1975, Washington, D.C., p. 24
  • Li, et al., "Grammars for Rooted Acyclic Directed Graphs and Their Parsing," Transactions of the IEICE, vol. E71, No. 4, Apr. 1988, Tokyo, Japan
  • Lin & Wu, "Design of Configuration Algorithms of Commonly-Used Topologies for a Multiprocessor-Star," Proceedings of the 1985 International Conference on Parallel Processing, Aug. 23, 1985, pp. 734-741, Pennsylvania, U.S
  • Michael Teener; "A Bus on a Diet--The Serial Bus alternative an introduction to the P1394 High performance Serial Bus"; IEEE 1992, pp. 316-32
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?