U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method and apparatus for real-time constraint solution

Patent 5381361 Issued on January 10, 1995. Estimated Expiration Date: Icon_subject May 14, 2013. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Logic operation device
Patent #: 4916696
Issued on: 04/10/1990
Inventor: Funakubo

Subthreshold CMOS amplifier with offset adaptation
Patent #: 4935702
Issued on: 06/19/1990
Inventor: Mead, et al.

CMOS amplifier with offset adaptation
Patent #: 5068622
Issued on: 11/26/1991
Inventor: Mead, et al.

Composite range constraint propagation control
Patent #: 5150367
Issued on: 09/22/1992
Inventor: Tong, et al.

Apparatus and method for determining gradients of process variables Patent #: 5282128
Issued on: 01/25/1994
Inventor: Braude

Inventors

Assignee

Application

No. 061848 filed on 05/14/1993

US Classes:

708/801, Particular function performed700/28Optimization or adaptive control

Examiners

Primary: Mai, Tan V.

Attorney, Agent or Firm

International Class

G06G 007/00

Abstract

A circuit and method for executing real time constraint solution permits real time control of computational tasks using analog very large scale integrated (VLSI) circuits. The constraints of a computation or task are first defined as a function or set of functions. The function(s) are used to produce an error measure function which described how well the constraint(s) is/are stisfied. Analog gradient descent techniques are then used to minimize the error measure function and produce an improved output of the task and optionally adjust the performance of the task. As this is performed in analog VLSI, the constraint solution can be performed continuously and continually in real time, without the limitations of discrete optimization as implemented using digital processing.

Other References

  • Kirk, David B., Kurt Fleischer, Lloyd Watts, and Alan Barr, "Constrained Optimization applied to the Parameter Setting Problem for Analog Circuits," Neural Information Processing Systems 4, Morgan Kaufman, Palo Alto, Calif., 1992
  • Denyer, Peter B., and John Mavor, "Most Transconductance Multipliers for Array Applications," IEEE Proceedings, vol. 128, Pt. I, No. 3, pp. 81-86, Jun. 1981
  • Denyer, Peter B., Colin, F. N. Cowan, John Mavor, Christopher B. Clayton, and John L. Pennock, "A Monolithic Adaptive Filter," IEEE Journal of Solid-State Circuits, vol. SC-18, No. 3, pp. 291-296, Jun. 1983
  • Babanezhad, Joseph N., and Gabor C. Temes, "A 20-V Four-Quadrant CMOS Analog Multiplier," IEEE Journal of Solid-State Circuits, vol. SC-20, No. 6, pp. 1158-1168, Dec. 1985
  • Mead, C. A., "Analog VLSI and Neural Systems," Addison-Wesley,pp. 233-242, 1989
  • Tsividis, Yannis, Mihai Banu, and John Khoury, "Continuous-Time MOSFET-C Filters in VLSI," IEEE Transactions on Circuits and Systems, vol. CAS-33, No. 2, pp. 125-140, Feb. 198
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?