Abstract

In a computer having a large number of single-instruction multiple data (SIMD) processors, each of the SIMD processors has two sets of three individual processor elements controlled by a master control unit and interconnected among a plurality of register file units where data is stored. The register files input and output data in synchronism with a minor cycle clock under control of two slave control units controlling the register file units connected to respective ones of the two sets of processor elements. Depending upon which ones of the register file units are enabled to store or transmit data during a particular minor clock cycle, the processor elements within an SIMD processor are connected in rings or in pipeline arrays, and may exchange data with the internal bus or with neighboring SIMD processors through interface units controlled by respective ones of the two slave control units.

Other References

• Sadayappan et al., "A Restructurable VLSI Robotics Vector Processor Architecture for Real-Time Control", IEEE, Nov. 1989
• Ling et al., A VLSI Robotics Vector Processor For Real-Time Control; IEEE, 1988
• Amin-Javaheri et al., "Systolic Architecture for the Manipulator Inertia Matrix", IEEE Dec. 1988
• Fijany et al., "A Class of Parallel Algorithms for Computation of the Manipulator Inertia Matrix", Nov. 1989; IEE