U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Non-volatile DRAM cell

Patent 5331188 Issued on July 19, 1994. Estimated Expiration Date: Icon_subject February 25, 2012. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Non-volatile ram cell
Patent #: 4207615
Issued on: 06/10/1980
Inventor: Mar

Non-volatile dynamic RAM cell
Patent #: 4363110
Issued on: 12/07/1982
Inventor: Kalter ,   et al.

Non-volatile RAM cell with enhanced conduction insulators
Patent #: 4388704
Issued on: 06/14/1983
Inventor: Bertin ,   et al.

Non-volatile RAM device Patent #: 4471471
Issued on: 09/11/1984
Inventor: DiMaria

Inventors

Application

No. 841343 filed on 02/25/1992

US Classes:

257/298Capacitor for signal storage in combination with non-volatile storage means

Examiners

Primary: Prenty, Mark V.

Attorney, Agent or Firm

International Classes

H01L 029/68
G11C 011/24

Abstract

The present invention is directed to a one-transistor non-volatile DRAM cell having a two layer floating gate to allow the contents of a storage capacitor to be transferred to the floating gate during power interruptions. The first layer of the floating gate is separated from a storage node of the storage capacitor by a tunnel oxide to allow electron tunnelling between the floating gate and the storage capacitor. In another embodiment of the present invention, a dual electron injector structure is disposed between a one layer floating and the storage node to allow electrons to be injected between the floating gate and the storage node. In another embodiment of the present invention, an erase gate is implemented to remove the charge on the floating gate. The erase gate can be separated from the floating gate by a tunnel oxide or a single electron injector structure to allow electrons to travel from the floating gate to the erase gate.

Other References

  • Kalter, H. L., et al., "Dynamic Non-Volatile and Electrically Erasable Read-Only Memories", IBM Technical Disclosure Bulletin, 25(2):540 (Jul., 1982)
  • Kauffmann, B. A., et al., "Non-Volatile Dynamic Random-Access Memory Cell With Built-In Boosting", IBM Technical Disclosure Bulletin, 28(3):1182 (Aug. 1985)
  • Terada, Y., et al., "A New Architecture for the NVRAM-An EEPROM Backed-Up Dynamic RAM", IEEE J. of Solid-State Circuits,23(1):86 (1988)
  • Yasmauchi, Y., et al., "A Novel NVRAM Cell Technology for High Density Applications", IEDM, 416 (1988
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?