Wait control device

Patent 5325521 Issued on June 28, 1994. Estimated Expiration Date:

November 1, 2013. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Abstract Claims Description Full Text

Patent References

Parallel command-status interface through multiplexed serial link
Patent #: 4092714
Issued on: 05/30/1978
Inventor: Norton, et al.

Data processing system with a plurality of processors
Patent #: 4306288
Issued on: 12/15/1981
Inventor: Nakamura

Microprocessor timing emulator having a "Wait" state
Patent #: 4785416
Issued on: 11/15/1988
Inventor: Stringer

Watchdog timer having a reset detection circuit
Patent #: 4796211
Issued on: 01/03/1989
Inventor: Yokouchi , et al.

Method and apparatus for testing a multi-processor system
Patent #: 4802164
Issued on: 01/31/1989
Inventor: Fukuoka , et al.

Resetting system
Patent #: 4803682
Issued on: 02/07/1989
Inventor: Hara , et al.

Microcomputer system with watchdog timer
Patent #: 4809280
Issued on: 02/28/1989
Inventor: Shonaka

System for reducing processor power consumption by stopping processor clock supply if a desired event does not occur
Patent #: 4851987
Issued on: 07/25/1989
Inventor: Day

Digital data processor with fault-tolerant peripheral interface
Patent #: 4974144
Issued on: 11/27/1990
Inventor: Long, et al.

Multiple event timer circuit
Patent #: 5012435
Issued on: 04/30/1991
Inventor: Bailey, et al.

More ...

Inventors

Application

No. 146473 filed on 11/01/1993

US Classes:

714/55, Timing error (e.g., watchdog timer time-out)713/502Counting, scheduling, or event timing

Examiners

Primary: Beausoliel, Robert W. Jr.
Assistant: Chung, Phung M.

International Class

G05F 011/34

Foreign Application Priority Data

1990-02-26 JP

Abstract

A wait control device according to the present invention instructs a central processing unit (CPU) to wait for the start of its operation until the device receives a process completion signal from a memory unit or an I/O unit, and comprises setting means for setting the time of said CPU to wait for the start of its operation in the memory unit or the I/O unit accessed by the CPU, judgement means for judging system operation to be time out error when no process completion signal is presented during said time of the CPU, and selector means for selecting whether it passes a signal concerning the judgement of the time out error or successively waits for said processing completion signal.