Patent 5287491 Issued on February 15, 1994. Estimated Expiration Date: February 15, 2011. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
A system and method for a fault-tolerant system for parallel networks which interconnect processors and the first of the parallel networks distributed in an Omega configuration and the second of the parallel networks distributed in a reversed Omega configuration.
Yang, S. et al., "Graceful Degradation of Fault-Tolerant Multistage Interconnection Networks", Proceedings of the 1987 International Conf. on Parallel Processing, pp. 121-123
D. Lawrie, "Access and Alignment of Data in an Array Processor", IEEE Trans. on Computers, vol. C-24, No. 12, Dec. 1975, pp. 1145-1155
K. Padmanabhan et al., "A Class of Redundant Path Multistage Interconnection Network", IEEE Trans. on Computers, vol. C-32, No. 12, Dec. 1983, pp. 1099-1108
Wu C., et al., "The Reverse-Exchange Interconnection Network", IEEE Trans. on Computers, vol. C-29, No. 9, Sept. 1980, pp. 801-811
Moore, M., et al., "Bi-directional Networks for Large Parallel Processors", Computer Architecture News, vol. 15, No. 3, Jun. 1987, pp. 3-5
Castan, M., et al., "MaRS:A parallel graph reduction multiprocessor", Computer Architecture News, vol. 16, No. 3, Jun. 1988, pp. 17-24
Contessa, A., "An approach to fault tolerance and error recovery in a parallel graph reduction machine:MaRS-a case study", Computer Architecture News, vol. 16, No. 3, Jun. 1988, pp. 25-32
H. J. Siegel, W. T. -Y. Hsu, M. Jeng, "An Introduction to the Multistage Cube family of Interconnection Networks," Journal of Supercomputing, 1, 13-42(1987)
C. -L. Wu and T. -Y. Feng, "On A Class of Multistage Interconnection Networks," IEEE Transactions on computers, vol. C-29, No. 8, pp. 694-702, Aug. 198