Programmable logic array having local and long distance conductors
Patent 5260611 Issued on November 9, 1993. Estimated Expiration Date: May 8, 2012. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
A programmable logic array integrated circuit has a number of programmable logic modules which are grouped together in a plurality of logic array blocks ("LABs"). The LABs are arranged on the circuit in a two dimensional array. A conductor network is provided for interconnecting any logic module with any other logic module. In addition, adjacent or nearby logic modules are connectable to one another for such special purposes as providing a carry chain between logic modules and/or for connecting two or more modules together to provide more complex logic functions without having to make use of the general interconnection network. Another network of so-called fast or universal conductors is provided for distributing widely used logic signals such as clock and clear signals throughout the circuit.
Other References
S. S. Yau et al., "Universal Logic Modules and Their Applications", IEEE Transactions on Computers, vol. C-19, No. 2, Feb. 1970, pp. 141-149
The Programmable Gate Array Data Book, Xilinx, Inc., San Jose, Calif., 1988, pp. 1-1 through 2-123
R. C. Minnick, "A Survey of Microcellular Research", Journal of the Association for Computing Machinery, vol. 14, No. 2, pp. 203-241, Apr. 1967
S. E. Wahlstrom, "Programmable Logic Arrays--Cheaper by the Millions", Electronics, Dec. 11, 1967, pp. 90-95
Richard G. Shoup, Programmable Cellular Logic Arrays Mar. (1970) (Ph.D. dissertation, Carnegie-Mellon University (Pittsburgh))
Carr et al., MOS/LSI Design and Application, Texas Instruments Electronics Series, McGraw-Hill and Co., 1972, pp. 229-258
F. Heutink, "Implications of Busing for Cellular Arrays", Computer Design, pp. 95-100, Nov., 1974
H. Fleisher et al., "An Introduction to Array Logic", IBM Journal of Research and Development, Mar. 1975, pp. 98-109
K. Horninger, "A High-Speed ESFI SOS Programmable Logic Array with an MNOS Version", IEEE Journal of Solid State Circuits, vol. SC-10, No. 5, Oct. 1975, pp. 331-336
B. Kitson et al., "Programmable Logic Chip Rivals Gate Arrays in Flexibility", Electronic Design, Dec. 8, 1983, pp. 95-101
Advanced Micro Devices, "The World's Most Versatile Logic Tool; AmPAL22V10", May 1984
Monolithic Memories, "Programmable Array Logic; PAL 20RA10", Jun. 1984
A. Haines, "Field-Programmable Gate Array with Non-Volatile Configuration", Microprocessors and Microsystems, vol. 13, No. 5, Jun. 1989
K. A. El-Ayat et al., "A CMOS Electrically Configurable Gate Array", IEEE Journal of Solid State Circuits, vol. 24, No. 3, Jun. 1989
F. Furtek et al., "Labyrinth: A Homogeneous Computational Medium", Proc. IEEE 1990 Custom Integrated Circuits Conference
H-C. Hsieh et al., "Third-Generation Architecture Boosts Speed and Density of Field-Programmable Gate Arrays", Proc. IEEE 1990 Custom Integrated Circuits Conference
M. Ahrens et al., "An FPGA Family Optimized for High Densities and Reduced Routing Delay", Proc. IEEE 1990 Custom Integrated Circuits Conferenc
May 8, 2012. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
