Programmable logic element interconnections for programmable logic array integrated circuits
Patent 5260610 Issued on November 9, 1993. Estimated Expiration Date: September 3, 2011. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
A programmable logic array integrated circuit has a plurality of programmable logic elements grouped into a plurality of mutually exclusive groups. Each group includes signal conductors uniquely associated with that group for conveying signals between the programmable logic elements in that group. Other signal conductors are provided for conveying signals between the groups. Multiplexers can be used in various ways to reduce the number of programmable interconnections required between signal conductors.
Other References
R. C. Minnick, "A Survey of Microcellular Research," Journal of the Association for Computing Machinery, vol. 14, No. 2, pp. 203-241, Apr. 1967
Richard G. Shoup, Programmable Cellular Logic Arrays (1970) (Ph.D. dissertation, Carnegie-Mellon University (Pittsburgh))
F. Heutink, "Implications of Busing for Cellular Arrays," Computer Design, pp. 95-100, Nov. 1974
The Programmable Gate Array Data Book, Xilinx, Inc., 1991, pp. 1-3 to 1-5, 2-1 to 2-13 and 2-61 to 2-69
The Programmable Gate Array Data Book, Xilinx, Inc., 1988
M. Ahrens et al., "An FPGA family optimized for high densities and reduced routing delay", Proc. IEEE 1990 Custom Integrated Circuits Conference
K. A. El-Ayat et al., "A CMOS electrically configurable gate array", IEEE Journal of Solid State Circuits, vol. 24, No. 3, Jun. 1989
F. Furtek et al., "Labyrinth: a homogeneous computational medium", Proc. IEEE 1990 Custom Integrated circuits Conference
A. Haines, "Field-programmable gate array with non-volatile configuration", Microprocessors and Microsystems, vol. 13, No. 5, Jun. 1989
H. C. Hsieh, "Third-generation architecture boosts speed and density of field-programmable gate arrays", Proc. IEEE 1990 Custom Integrated Circuits Conference
S. E. Wahlstrom, "Programmable Logic Arrays-Cheaper by the Millions", Electronics, Dec. 11, 1967, pp. 90-95
Advanced Micro Devices, "The World's Most Versatile Logic Tool AmPAL22V10", May 1984
Kitson et al., "Programmable Logic Chip Rivals Gate Arrays in Flexibility", Electronic Design, Dec. 8, 1983, pp. 95-102
Fleisher et al., "An Introduction to Array Logic", IBM Journal of Research and Development, Mar. 1975, pp. 98-109
Carr et al., MOS/LSI Design and Application, Texas Instruments Electronics Series, McGraw-Hill and Co., 1972, pp. 229-258
Horninger, "A High-Speed ESFI SOS Programmable Logic Array with an MNOS Version", IEEE Journal of Solid State Circuits, vol. SC-10, No. 5, Oct. 1975, pp. 331-33
September 3, 2011. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
