Abstract

The present invention provides a structured integrated circuit design methodology. The methodology is based on describing a two-phase logic function using a high level behavioral description flow chart, properly sizing devices to be used in the circuit for speed and reducing trial and error in circuit layout implementation using novel chip planning techniques. The methodology begins with the definition of signal types based on the circuit function that creates a particular signal and the type of input signal that feeds the circuit function. A rigid set of rules is then established for use of the signal types. Next the technical specification of the two-phase logic function is defined and utilized to create a behavioral flow chart using defined symbols. An associated database of corresponding Boolean equations is then created that defines the parameters of the various elements of the flow chart. The Boolean equations are then converted to a logic diagram either by coded state assignment or by direct implementation. The resulting logic diagram is then analyzed for speed utilizing a Figures of Merit technique for establishing device sizes. The resulting circuit design may then be carried through to layout utilizing conventional computer aided design (CAD) tools.

Other References

• Minimization of Boolean Functions; F. J. Hill et al.; "Introduction to Switch Theory and Logical Design", 1973; pp. 79-116
• "Technology Adaptation in Logic Synthesis" by W. H. Joyner, Jr., IEEE 23rd Design Automation Conference, 1986, pp. 94-100
• "Automatic Generation of Digital System Schematic Diagrams" by A. Arya et al., IEEE 22nd Design Automation Conference, 1985, pp. 388-395
• "Cell Libraries and Assembly Tools for Analog/Digital CMOS and BiCMOS Application-Specific Integrated Circuit Design" by M. J. Smith et al., IEEE Journ. of Solid State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1419-1432
• "Quality of Design from an Automatic Logic Generator (ALERT)" by T. D. Friedman et al., IEEE 7th Design Automation Conference, 1970, pp. 71-89
• "A New Look at Logic Synthesis" by J. A. Darringer et al., IEEE 17th Design Automation Conference, 1980, pp. 543-549
• "Hierarchical Logic Synthesis System for VLSI" by I. Matsumoto et al., IEEE Proceedings of ISCAS 1985, pp. 651-654
• N. Tredennick, "How to Flowchart for Hardware", Dec., 1981, IEEE, pp. 87-102
• Daisy Hardware Compiler, Daisy Computer Systems, Nov., 1986, pp. 9-20 to 9-5