Patent 5226002 Issued on July 6, 1993. Estimated Expiration Date: June 28, 2011. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.
A matrix multiplier circuit which is based on distributed arithmetic is disclosed. In the conventional matrix multiplier circuit, one row of J elements from a data matrix is multiplied in parallel with K columns of elements from a transform matrix to form one row of elements of an output matrix. In contrast, in the inventive matrix multiplier circuit, N rows of elements from the data matrix are multiplied in parallel with K columns of elements from a transform matrix. Maximum advantage of parallel processing and pipelined processing is achieved if N is the nearest integer to M/J where M is the precision of the elements from the data matrix.
M. T. Sun et al, "A Concurrent Architecture of VLSI Implementation of Discrete Cosine Transform", IEEE Transactions on Circuits and Systems, vol. CAS-34, No. 8, Aug. 1987, pp. 992-994
M. T. Sun et al, "VLSI Implementation of a 16×16 Discrete Cosine Transform", IEEE Trans. on Circuits & Systems, vol. 36, No. 4, Apr. 1989, pp. 610-61