U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Interplating memory function evaluation

Patent 5068816 Issued on November 26, 1991. Estimated Expiration Date: Icon_subject February 16, 2010. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Apparatus and method of phase-to-amplitude conversion in a sine function generator
Patent #: 4482974
Issued on: 11/13/1984
Inventor: Kovalick

Function generator
Patent #: 4482975
Issued on: 11/13/1984
Inventor: King ,   et al.

Multiple wave generator
Patent #: 4536853
Issued on: 08/20/1985
Inventor: Kawamoto ,   et al.

Digital synthesis technique for pulses having predetermined time and frequency domain characteristics Patent #: 4710891
Issued on: 12/01/1987
Inventor: Debus, Jr. ,   et al.

Inventor

Application

No. 480970 filed on 02/16/1990

US Classes:

708/270, Function generation708/290Interpolation/extrapolation

Examiners

Primary: Harkcom, Gary V.
Assistant: Nguyen, Hoang

Attorney, Agent or Firm

International Class

G02F 007/38

Abstract

A technique for the evaluation of a general continuous function f(x) is presented, and the design of an interpolating memroy, an implementation of the technique, is described. The technique partitions the domain of f(x) into segments, and defines an interpolating (or approximating) function for each. The implementation is a memory subsystem that holds the parameters of the approximating functions and yields an interpolated function value on each read reference. Polynomial interpolating functions are considered in particular. Hardware requirements (memory and computational logic) are analyzed in terms of the required precision. It is shown that as long as f(x) has d+1 derivatives, and d is the degree of the interpolating polynomial, d+1 additional bits of precision of the computer f(x) are obtained for each additional address bit used in the interpolating memory. This establishes a tradeoff between memory and computational logic, which can be exploited in the design of a unit for a specific function, for any precision requirement. Furthermore, a single unit may be designed for any class of functions that have the required derivatives. Two examples of implementations for particular functions are presented.

Other References

  • John N. Mitchell, Jr., "Computer Multiplication and Division Using Binary Logarithms", IRE Transactions on Electronic Computers, 512-5178 (U.S.A. 1962)
  • Combet et al., "Computation of the Base Two Logarithm of Binary Numbers", IEEE Transactions on Electronic Computers, 865-867 (U.S.A. 1965)
  • Hall et al., "Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications", IEEE Transactions on Computers, 19:2, 97-105 (U.S.A. 1970)
  • Marino, "New Algorithms for the Approximate Evaluation in Hardware of Binary logartihms and Elementary Functions", IEEE Transactions on Computers, 1417-1421
  • Brubaker et al., "Multiplication using Logarithms Implemented with Read-Only Memory", IEEE Transactions on Computers, 761-765 (U.S.A. 1975)
  • Swartzlander, Jr. et al., "The Sign/Logarithm Number System", IEEE Transactions on Computers, 1238-1242 (U.S.A. 1978)
  • Lee et al., "The Focus Number System", IEEE Transactions on Computers, 26:11, 1167-1170 (U.S.A. 1970)
  • Edgar et al., "Focus Microcomputer Number System", Communications of the ACM, 22:3, 166-177 (U.S.A. 1970)
  • Lo et al., "Programmable Variable-Rate Up/Down Counter for Generating Binary Logarithms", IEEE Proceedings, 131:4, 125-131 (U.S.A. 1984)
  • Lo et al., "Generation of a Precise Binary Logarithm with Difference Grouping Programmable Logic Array", IEEE Transactions on Computers, 34:8, 681-691 (U.S.A. 1985)
  • Lo et al., "A Hardwired Generalized Algorithm for Generating the Logarithm Base-k by Iteration", IEEE Transactions on Computers, 36:11, 1363-1367 (U.S.A. 1987)
  • Waser, "High-Speed Monolithic Multipliers, for Real-Time Digital Signal Processing", IEEE Transactions on Computers, 19-29 (U.S.A. 1978
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?