U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Digital error correction system for subranging analog-to-digital converters

Patent 5047772 Issued on September 10, 1991. Estimated Expiration Date: Icon_subject June 4, 2010. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Harmonic distortion reduction technique for data acquistion
Patent #: 4612533
Issued on: 09/16/1986
Inventor: Evans

Self-calibrating pipelined subranging analog-to-digital converter
Patent #: 4894656
Issued on: 01/16/1990
Inventor: Hwang, et al.

Subranging analog-to-digital converter with digital error correction
Patent #: 4903023
Issued on: 02/20/1990
Inventor: Evans, et al.

Architecture for high sampling rate, high resolution analog-to-digital converter system
Patent #: 4903026
Issued on: 02/20/1990
Inventor: Tiemann, et al.

Autocalibrated multistage A/D converter
Patent #: 4908621
Issued on: 03/13/1990
Inventor: Polonio, et al.

Subranging analog-to-digital converter with calibration Patent #: 4947168
Issued on: 08/07/1990
Inventor: Myers

Inventor

Application

No. 533263 filed on 06/04/1990

US Classes:

341/156, Coarse and fine conversions341/118, CONVERTER COMPENSATION341/120, CONVERTER CALIBRATION OR TESTING341/161Acting sequentially

Examiners

Primary: Scott, J. R.
Assistant: Logan, Sharon D.

Attorney, Agent or Firm

International Classes

H03M 001/44
H03M 001/10

Abstract

A general architecture to correct conversion errors of a multi-stage, pipelined subranging analog-to-digital (A/D) converter includes cascaded stages, each stage generating a binary conversion signal representing the nearest quantized level below that of the analog input signal and a residual analog signal applied to the next conversion stage. The binary conversion signal from each stage addresses individual or common look-up tables providing a compensated binary signal selected to compensate for nonidealities of the A/D converter components. The compensated binary signals from the look-up tables provide a corrected output signal when summed together. A simple method of calibration for the A/D converter makes use of a least-mean-squared adaptation algorithm. The A/D converter accommodates practical circuit nonidealities such as component mismatching, gain error and voltage offsets, and handles high levels of amplifier nonlinearity. The architecture is applicable to any subranging converter with arbitrary numbers of stages and bits per stage.

Other References

  • A. Dingwall et al., "An 8-MHz CMOS Subranging 8-bit A/D Converter," IEEE J. Solid-State Circuits, vol. SC-20, pp. 1138-1143, Dec. 1985
  • S. Lewis et al., "A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter," IEEE J. Solid-State Circuits, vol. SC-22, No. 6, pp. 954-961, Dec. 1987
  • S. Boyacigiller et al., "An Error Correcting 14b/20 μs CMOS A/D Converter," ISSCC Dig. Tech. Papers, pp. 62-63, Feb. 1981
  • B. Widrow et al., "Adaptive Signal Processing", Prentice-Hall, Inc., pp. 99-114, (1985
PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?