U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Process for making high performance silicon-on-insulator transistor with body node to source node connection

Patent 4946799 Issued on August 7, 1990. Estimated Expiration Date: Icon_subject November 9, 2009. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

Extended drain self-aligned silicon gate MOSFET
Patent #: 4232327
Issued on: 11/04/1980
Inventor: Hsu

Method of manufacturing submicron channel transistors
Patent #: 4312680
Issued on: 01/26/1982
Inventor: Hsu

Sidewall channel stop process Patent #: 4753896
Issued on: 06/28/1988
Inventor: Matloubian

Inventors

Assignee

Application

No. 435135 filed on 11/09/1989

US Classes:

438/154, Complementary field effect transistors257/E27.112, Including insulator on semiconductor, e.g. SOI (silicon on insulator) (EPO)257/E29.281, For preventing kink or snapback effect (e.g., discharging minority carriers of channel region for preventing bipolar effect) (EPO)438/231, Plural doping steps438/303Utilizing gate sidewall structure

Examiners

Primary: Hearn, Brian E.
Assistant: Quach, T. N.

Attorney, Agent or Firm

Foreign Patent References

  • 0045076 JP. 04/13/1981
  • 0076675 JP. 04/13/1987

International Class

H01L 021/336

Abstract

A process for making a silicon-on-insulator MOS transistor is disclosed which includes forming an implanted region on the source side of the gate electrode for making contact to the body node. A contact region of the same conductivity type as the body node, (for example, a p+ region for an n-channel transistor) is formed within the source region in a self-aligned fashion relative to sidewall oxide filaments on the source side of the gate electrode. The lightly-doped drain extension of the source region remains disposed between the contact region and the body node at the surface, but the contact region extends below the depth of the lightly-doped drain region to make contact to the body node. Ohmic connection is then made between the abutting source region and the contact region, for example by way of silicidation. Since the contact region is of the same conductivity as the body node, a non-rectifying ohmic contact is made between the source and body nodes of the transistor. For SOI CMOS technology, no additional photolithographic or implant steps are required for formation of the contact, as the source/drain implant masks required for the masking of opposite conductivity type regions and the associated implants can be used in the formation of the contact region.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$16.95more info
 
Sign InRegister
Username  
Password   
forgot password?