U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Method of making silicon capacitive pressure sensor with glass layer between silicon wafers

Patent 4773972 Issued on September 27, 1988. Estimated Expiration Date: Icon_subject October 30, 2006. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Patent References

3372070

3397278

3589965

Deep diode lead throughs
Patent #: 3979820
Issued on: 09/14/1976
Inventor: Anthony ,   et al.

Capacitive pressure transducer
Patent #: 4177496
Issued on: 12/04/1979
Inventor: Bell ,   et al.

Capacitive pressure sensor and method of making it
Patent #: 4184189
Issued on: 01/15/1980
Inventor: Davis ,   et al.

Capacitive pressure transducer with cut out conductive plate
Patent #: 4207604
Issued on: 06/10/1980
Inventor: Bell

Method for manufacturing variable capacitance pressure transducers
Patent #: 4261086
Issued on: 04/14/1981
Inventor: Giachino ,   et al.

Capacitive pressure transducer assembly with improved output lead design
Patent #: 4345299
Issued on: 08/17/1982
Inventor: Ho

Method for manufacturing variable capacitance pressure transducers
Patent #: 4386453
Issued on: 06/07/1983
Inventor: Giachino ,   et al.

More ...

Inventor

Assignee

Application

No. 06/924720 filed on 10/30/1986

US Classes:

156/89.15, Nitride compound containing156/272.2, With direct application of electrical, magnetic, or radiant energy to work29/621.1, Strain gauge making361/283.4, By diaphragm73/718, Capacitive73/724Capacitive

Examiners

Primary: Ball, Michael W.
Assistant: Aftergut, Jeff H.

Attorney, Agent or Firm

International Classes

B81B 7/00 (20060101)
G01L 9/00 (20060101)

Abstract

A method of bonding two silicon wafers each having a capacitive plate. Two highly-doped electrically semiconductive feedthrough paths are formed through one wafer, each path contacting one of the capacitive plates. A glass layer is formed on one of the silicon wafers where bonding is desired between the two wafers. The glass layer is anodically bonded to the other of the silicon layers.

PatentsPlus Images
Enhanced PDF formats
loading...
PatentsPlus: add to cart
PatentsPlus: add to cartSearch-enhanced full patent PDF image
$9.95more info
PatentsPlus: add to cart
PatentsPlus: add to cartIntelligent turbocharged patent PDFs with marked up images
$18.95more info
 
Sign InRegister
Username  
Password   
forgot password?