Circular-queue structure

Patent 4535420 Issued on August 13, 1985. Estimated Expiration Date:

August 13, 2002. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Abstract Claims Description Full Text

Patent References

Microprocessor chip register bus structure
Patent #: 4004281
Issued on: 01/18/1977
Inventor: Bennett , et al.

Apparatus and method for switching of data
Patent #: 4032899
Issued on: 06/28/1977
Inventor: Jenny , et al.

Apparatus for distinguishing heading information from other information in an information processing system
Patent #: 4032900
Issued on: 06/28/1977
Inventor: Kashio

Information transferring apparatus
Patent #: 4115868
Issued on: 09/19/1978
Inventor: Suzuki , et al.

Information transfer control system
Patent #: 4125870
Issued on: 11/14/1978
Inventor: Suzuki , et al.

Bidirectional interface utilizing read-only memory, decoder and multiplexer
Patent #: 4127896
Issued on: 11/28/1978
Inventor: Raslavsky, III

Data interface apparatus for multiple sequential processors
Patent #: 4149242
Issued on: 04/10/1979
Inventor: Pirz

Multi-task digital processor employing a priority
Patent #: 4152761
Issued on: 05/01/1979
Inventor: Louie

Address management system
Patent #: 4163280
Issued on: 07/31/1979
Inventor: Mori , et al.

Multiple microprocessor intercommunication arrangement Patent #: 4164787
Issued on: 08/14/1979
Inventor: Aranguren

Inventor

Fung, Anthony K.

Assignee

Sperry Corporation

Application

No. 06/389823 filed on 06/18/1982

US Classes:

710/39Access request queuing

Examiners

Primary: Thomas, James D.
Assistant: Eng, David Y.

Attorney, Agent or Firm

International Classes

G06F 7/78 (20060101)
G06F 15/16 (20060101)
G06F 15/167 (20060101)
G06F 7/76 (20060101)

Abstract

Apparatus for producing a circular-queue structure which permits interfacing between a high speed mini-computer and a relatively slow speed microprocessor via a common memory and with multi-device, asynchronous handling capability. The structure also permits commands and data to be chained in the same queue. The apparatus permits multiple devices to be handled simultaneously. By monitoring the memory address which is being accessed by the minicomputer, the information retrieved from the memory by the microprocessor is selectively validated or invalidated.