Abstract

A fault-tolerant computer system provides information transfers between the units of a computing module, including a processor unit and a memory unit and one or more peripheral control units, on a bus structure common to all the units. Information-handling parts of the system, both in the bus structure and in each unit, can have a duplicate partner. Error detectors check the operation of the bus structure and of each system unit to provide information transfers only on fault-free bus conductors and between fault-free units. The computer system can operate in this manner essentially without interruption in the event of faults by using only fault-free conductors and functional units.Arbitration circuits of unusual speed and simplicity provide units of the computing module with access to the common bus structure according to the priority of each unit.The units of a module check incoming and outgoing signals for errors, signal other module units of a detected error, and disable the unit from sending potentially erroneous information onto the bus structure.

Other References

• "Standard Specification for S-100 Bus Interface Devices", Computer, vol. 12, No. 7, Jul. 1979, pp. 28-52
• Kogge, Peter M., The Architecture of Pipelined Computers, Hemisphere Publishing Corp., 1981
• Hamming, R. W., "Error Detecting and Error Correcting Codes", The Bell System Technical Journal, vol. XXVI, Apr. 1950, No. 2, pp. 147-160
• Rennels, "Architecture for Fault-Tolerant Spacecraft Computers," Proceedings IEEE, v. 66, No. 10, pp. 1255-1268 (1978)
• Anderson & Lee Fault Tolerance, Principles and Practice Prentice-Hall International, New Jersey, 1981