Secure implementation of transition machine computer

Patent 4328542 Issued on May 4, 1982. Estimated Expiration Date:

November 7, 1999. Estimated Expiration Date is calculated based on simple USPTO term provisions. It does not account for terminal disclaimers, term adjustments, failure to pay maintenance fees, or other factors which might affect the term of a patent.

Abstract Claims Description Full Text

Patent References

3562717

Electronic data processing security system and method
Patent #: 3931504
Issued on: 01/06/1976
Inventor: Jacoby

Location dependence for assuring the security of system-control operations
Patent #: 4087856
Issued on: 05/02/1978
Inventor: Attanasio

Hierarchical security mechanism for dynamically assigning security levels to object programs Patent #: 4104721
Issued on: 08/01/1978
Inventor: Markstein , et al.

Inventors

Assignee

The Boeing Company

Application

No. 06/091877 filed on 11/07/1979

US Classes:

711/163, Access limiting711/148Plural shared memories

Examiners

Primary: Shaw, Gareth D.
Assistant: Heckler, Thomas M.

Attorney, Agent or Firm

Schwartz, Jeffery, Schwaab, Mack, Blumenthal and Koch

International Classes

G06F 1/00 (20060101)
G06F 21/00 (20060101)

Abstract

A secure implementation of a transition machine utilizing requirements oriented application programming and a hardware executive. The hardware executive is physically separate and protected from data processors executing the application programs and limits access authorization both for program execute and data read and write operations.

Other References

Bell, D. E. and La Padula, L. J.; "Secure Computer Systems:Mathematical Foundations and Model", M74-244, The MITRE Corp., Bedford, MA, (Oct. 1974)
Bell, D. E., "Secure Computer Systems:A Refinement of the Mathematical Model", ESD-TR-73-278, vol. 3, (Apr. 1974)
Schiller, W. L., "The Design and Specification of a Security Kernel for the PDP-11/45", ESD-TR-75-69, The MITRE Corp., Bedford, MA, (May 1975)
Bell et al., "Secure Computer Systems:A Mathematical Model-Vol. II", AD-771 543, The MITRE Corp., Bedford, MA, (Nov. 1973)
Millen, J. K., "Security Kernel Validation in Practice", Comm. ACM, vol. 19, No. 5, (May 1976)
Schiller, W. L., "Design and Abstract Specification of a Multics Security Kernel", ESD-TR-77-259, vol. I, The MITRE Corp., Bedford, MA, (Nov. 1977)
Saltzer et al., "The Protection of Information in Computer Systems", Proc. of the IEEE, vol. 63, No. 9, (Sep. 1975), pp. 1278-1308
Keller, R. M., .revreaction.Formal Verification of Parallel Programs", Comm. ACM, vol. 19, No. 7, (Jul. 1976), pp. 371-384
Keller, R. M., "Parallel Program Schemata and Maximal Parallelism", J. ACM, vol. 20, No. 3, (Jul. 1973), pp. 514-537
Keller, R. M., "Parallel Program Schemata and Maximal Parallelism", J. ACM, vol. 20, No. 4 (Oct. 1973), pp. 696-710
Chroust, G., "Multiprocessing Scheduler", IBM Tech. Disc. Report, vol. 15, No. 5, (Oct. 1972), pp. 1643-1644
Tangney, J. D., "Minicomputer Architectures for Effective Security Kernel Implementations", ESD-TR-78-170, The MITRE Corp., Bedford, MA, (OCT. 1978)
Burke, E. L., "Computer Security Technology", F-19628-78-C-0001, The MITRE Corp., Bedford, MA, pp. 1-5
Lipner, S. B., "A Minicomputer Security Control System", The MITRE Corp., Bedford, MA, pp. 57-60