| Patent No. | Patent Title: |
| 6099161 | Asynchronous analog or digital frequency measurement on digital t... |
| 6081911 | Method and circuit architecture for testing a non-volatile memory... |
| 6079040 | Module level scan testing |
| 6055654 | Method and apparatus for reading compressed test data from memory... |
| 6032274 | Method and apparatus for compressed data testing of more than one... |
| 6019502 | Test circuits and methods for built-in testing integrated devices |
| 6006345 | Pattern generator for memory burn-in and test |
| 5993055 | Faulty module location in a fault tolerant computer system |
| 5978940 | System method and article of manufacture for test operations |
| 5966388 | High-speed test system for a memory device |
| 5958078 | Storage unit and storage unit subsystem |
| 5954830 | Method and apparatus for achieving higher performance data compre... |
| 5956350 | Built in self repair for DRAMs using on-chip temperature sensing ... |
| 5956349 | Semiconductor memory device for high speed data communication cap... |
| 5938781 | Production interface for an integrated circuit test system |
| 5936977 | Scan path circuitry including a programmable delay circuit |
| 5935263 | Method and apparatus for memory array compressed data testing |
| 5928374 | Scanning device and method for hierarchically forming a scan path... |
| 5926490 | Sampled amplitude read channel employing a remod/demod sequence d... |
| 5926485 | Semiconductor testing device with rewrite controller |
| 5923678 | Pattern data generating system |
| 5923676 | Bist architecture for measurement of integrated circuit delays |
| 5923672 | Multipath antifuse circuit |
| 5920575 | VLSI test circuit apparatus and method |
| 5914968 | Method and apparatus for initiating and controlling test modes wi... |
| 5910957 | Test device and its method for testing DSP ICs in the finished pr... |
| 5909452 | Method for avoiding contention during boundary scan testing |
| 5909450 | Tool to reconfigure pin connections between a dut and a tester |
| 5909449 | Multibit-per-cell non-volatile memory with error detection and co... |
| 5907561 | Method to improve testing speed of memory |
| 5905740 | Apparatus and method for error correction |
| 5903576 | Memory test system |
| 5901161 | Initialization data redundancy system |
| 5901152 | Three-value data storing semiconductor memory system |
| 5896400 | Memory circuit with switch for selectively connecting an input/ou... |
| 5896396 | Method and apparatus for scan test of SRAM for microprocessors wi... |
| 5896398 | Flash memory test system |
| 5889786 | Memory testing device |
| 5887002 | Preprogramming testing in a field programmable gate array |
| 5883907 | Asymmetrical digital subscriber line (ADSL) block encoder circuit... |
Quotables 
PatentStorm News
