| Patent No. | Patent Title: |
| 7143386 | Type configurable memory methodology for use with metal programma... |
| 7137091 | Hierarchical repeater insertion |
| 7131086 | Logic verification device, logic verification method and logic ve... |
| 7127696 | Method and apparatus for generating steiner trees using simultane... |
| 7124380 | System and method for controlling analysis of multiple instantiat... |
| 7114137 | Method of analyzing semiconductor LSI circuit electrostatic disch... |
| 7111262 | Circuit clustering during placement |
| 7111267 | Process and apparatus to assign coordinates to nodes of logical t... |
| 7103858 | Process and apparatus for characterizing intellectual property fo... |
| 7103866 | Method for designing semiconductor circuit device, utilizing boun... |
| 7103857 | Method and latch circuit for implementing enhanced performance wi... |
| 7096434 | Method, system and program product providing a configuration spec... |
| 7093217 | Method and apparatus for determining the optimal fanout across a ... |
| 7089514 | Defect diagnosis for semiconductor integrated circuits |
| 7089522 | Device, design and method for a slot in a conductive area |
| 7089518 | Method and program product for modelling behavior of asynchronous... |
| 7086020 | Circuits and methods for matching device characteristics for anal... |
| 7086018 | Electronic circuit design method, simulation apparatus and comput... |
| 7082589 | Method of generating a schematic driven layout for a hierarchical... |
| 7080344 | Coding of FPGA and standard cell logic in a tiling structure |
| 7076756 | Layout design method of semiconductor integrated circuit, and sem... |
| 7073141 | Device, system and method for VLSI design analysis |
| 7069532 | Access cell design and a method for enabling automatic insertion ... |
| 7065726 | System and method for guiding and optimizing formal verification ... |
| 7058914 | Automatic latch compression/reduction |
| 7051312 | Upper-bound calculation for placed circuit design performance |
| 7047504 | Method and program for designing semiconductor integrated circuit... |
| 7013441 | Method for modeling integrated circuit yield |
Did You Know... 
PatentStorm News
