| Patent No. | Patent Title: |
| 4969823 | Integrated circuit with complementary junction-isolated bipolar ... |
| 4960723 | Process for making a self aligned vertical field effect transisto... |
| 4724223 | Method of making electrical contacts |
| 4717685 | Method for producing a metal semiconductor field effect transisto... |
| 4669180 | Method of forming emitter coupled logic bipolar memory cell using... |
| 4669177 | Process for making a lateral bipolar transistor in a standard CSA... |
| 4663820 | Metallizing process for semiconductor devices |
| 4662062 | Method for making bipolar transistor having a graft-base configur... |
| 4662064 | Method of forming multi-level metallization |
| 4661167 | Method for manufacturing a monocrystalline semiconductor device |
| 4661166 | Method of manufacturing semiconductor device using a Czochralski ... |
| 4656729 | Dual electron injection structure and process with self-limiting ... |
| 4653177 | Method of making and selectively doping isolation trenches utiliz... |
| 4649630 | Process for dielectrically isolated semiconductor structure |
| 4649627 | Method of fabricating silicon-on-insulator transistors with a sha... |
| 4649638 | Construction of short-length electrode in semiconductor device |
| 4648175 | Use of selectively deposited tungsten for contact formation and s... |
| 4644639 | Method of supporting an article |
| 4643777 | Method of manufacturing a semiconductor device comprising resisto... |
| 4641420 | Metalization process for headless contact using deposited smoothi... |
| 4641418 | Molding process for semiconductor devices and lead frame structur... |
| 4640004 | Method and structure for inhibiting dopant out-diffusion |
| 4639999 | High resolution, high efficiency I.R. LED printing array fabricat... |
| 4637130 | Method for manufacturing a plastic encapsulated semiconductor dev... |
| 4631805 | Semiconductor device including plateless package fabrication meth... |
| 4631802 | Process for the production of a semiconductor device |
| 4630357 | Method for forming improved contacts between interconnect layers ... |
| 4619038 | Selective titanium silicide formation |
| 4597160 | Method of fabricating a polysilicon transistor with a high carrie... |
| 4586240 | Vertical IGFET with internal gate and method for making same |
| 4577392 | Fabrication technique for integrated circuits |
| 4571816 | Method of making a capacitor with standard self-aligned gate proc... |
Bizarre Patents 
PatentStorm News
