| Patent No. | Patent Title: |
| 6748527 | Data processing system for performing software initialization |
| 6745369 | Bus architecture for system on a chip |
| 6738918 | High speed data transfer synchronizing system and method |
| 6735706 | Programmable power management system and method |
| 6735708 | Apparatus and method for a combination personal digital assistant... |
| 6735709 | Method of timing calibration using slower data rate pattern |
| 6732268 | Method and system for controlling orientation-dependent component... |
| 6732286 | High latency timing circuit |
| 6732264 | Multi-tasking boot firmware |
| 6728890 | Method and apparatus for controlling a bus clock frequency in res... |
| 6725386 | Method for hibernation of host channel adaptors in a cluster |
| 6725367 | Methods and systems for constructing and interpreting hierarchica... |
| 6721879 | Medium containing computer peripheral device maintenance guide pr... |
| 6721880 | Method and apparatus for maintaining configuration information in... |
| 6718474 | Methods and apparatus for clock management based on environmental... |
| 6718464 | Method and system for customizing a client computer system config... |
| 6715017 | Interruption signal generating apparatus |
| 6715131 | Method and system for providing resource access in a mobile envir... |
| 6715089 | Reducing power consumption by estimating engine load and reducing... |
| 6711615 | Network surveillance |
| 6708282 | Method and system for initiating computation upon unordered recei... |
| 6708238 | Input/output cell with a programmable delay element |
| 6708212 | Network surveillance |
| 6704874 | Network-based alert management |
| 6704687 | Historical results based method for automatically improving compu... |
| 6704882 | Data bit-to-clock alignment circuit with first bit capture capabi... |
| 6701431 | Method of generating a configuration for a configurable spread sp... |
| 6697941 | Portable computer with configuration switching control |
| 6697953 | Method for reducing power consumption in battery powered devices |
| 6694359 | Data collection and dissemination system |
| 6694441 | Power management method and arrangement for bus-coupled circuit b... |
| 6691239 | Voltage sequencing circuit |
| 6691237 | Active memory pool management policies |
| 6691240 | System and method of implementing variabe length delay instructio... |
| 6691225 | Method and apparatus for deterministically booting a computer sys... |
| 6691214 | DDR II write data capture calibration |
| 6687830 | Energy-saving control interface and method for power-on identific... |
| 6687838 | Low-power processor hint, such as from a PAUSE instruction |
| 6687817 | Configuration of a network device via the network |
| 6684342 | Apparatus and method of dynamic and deterministic changes in cloc... |
Quotables 
PatentStorm News
