| Patent No. | Patent Title: |
| 7067376 | High voltage power MOSFET having low on-resistance |
| 7057230 | Nonvolatile semiconductor memory device employing transistors hav... |
| 7056753 | Field emission display with double gate structure and method of m... |
| 7052937 | Method and structure for providing improved thermal conduction fo... |
| 7037862 | Dielectric layer forming method and devices formed therewith |
| 7026185 | Methods of fabricating image sensors including local interconnect... |
| 7015135 | Method and system for reducing contact defects using non conventi... |
| 7012274 | Modulation doped thyristor and complementary transistors combinat... |
| 7012293 | Fabricating an SRAM cell |
| 7008862 | Regular array of microscopic structures on a substrate and device... |
| 7002191 | Single layer configurable logic |
| 6992007 | Method of cleaning damascene structure of semiconductor wafer dur... |
| 6992022 | Fabrication method for semiconductor integrated devices |
| 6987300 | High voltage ESD-protection structure |
| 6987292 | Schottky junction transistors and complementary circuits includin... |
| 6984579 | Ultra low k plasma CVD nanotube/spin-on dielectrics with improved... |
| 6982463 | Integrated circuit with reduced coupling via the substrate |
| 6977192 | Method of manufacturing thin film semiconductor device |
| 6977435 | Thick metal layer integrated process flow to improve power delive... |
| 6974985 | Capacitor and method for fabricating the same, and semiconductor ... |
| 6974769 | Conductive structure fabrication process using novel layered stru... |
| 6972215 | Thin-film semiconductor device and method of manufacturing the sa... |
| 6972220 | Structures and methods of anti-fuse formation in SOI |
| 6969873 | Nitride gallium compound semiconductor light emission device |
| 6969875 | Buried channel strained silicon FET using a supply layer created ... |
| 6967354 | Light emitting semiconductor package |
| 6963092 | Image sensors including photodetector and bypass device connected... |
| 6960541 | Process for fabrication of a semiconductor component having a tun... |
| 6956274 | TiW platinum interconnect and method of making the same |
| 6956250 | Gallium nitride materials including thermally conductive regions |
| 6955983 | Methods of forming metal interconnections of semiconductor device... |
| 6949451 | SOI chip with recess-resistant buried insulator and method of man... |
| 6946720 | Bipolar transistor for an integrated circuit having variable valu... |
| 6943077 | Selective spacer layer deposition method for forming spacers with... |
| 6943445 | Semiconductor device having bridge-connected wiring structure |
| 6940092 | Electrically conducting organic compound and electronic device |
| 6939722 | Method of forming magnetic memory |
| 6936877 | Integrated circuit including a capacitor with a high capacitance ... |
| 6936926 | Wiring structure in a semiconductor device |
| 6933563 | High performance, integrated, MOS-type semiconductor device and r... |
Bizarre Patents 
PatentStorm News
