| Patent No. | Patent Title: |
| 8190664 | Employing a mask field of an instruction to encode a sign of a re... |
| 8171068 | Generating unique pseudorandom numbers |
| 8166088 | Fast fourier transform processor |
| 8161088 | Pocket calculator for financial, mathematical calculation routine... |
| 8145696 | Method for representing complex numbers in a communication system |
| 8140608 | Pipelined integer division using floating-point reciprocal |
| 8131795 | High speed adder design for a multiply-add based floating point u... |
| 8126949 | Reconfigurable filter node for an adaptive computing machine |
| 8126952 | Unified inverse discrete cosine transform (IDCT) microcode proces... |
| 8126951 | Method for transforming a digital signal from the time domain int... |
| 8126950 | Method for performing a domain transformation of a digital signal... |
| 8126948 | Method and system for constant amplitude random sequence construc... |
| 8122077 | Generation of test cases with range constraints for floating poin... |
| 8122075 | Pseudorandom number generator and encryption device using the sam... |
| 8117250 | VDSL2 transmitter/receiver architecture |
| 8112467 | Computationally efficient mathematical engine |
| 8099450 | Multiplication circuitry |
| 8095588 | Method and system for data decomposition via graphical multivaria... |
| 8090757 | Circuit and method for performing multiple modulo mathematic oper... |
| 8086657 | Adder structure with midcycle latch for power reduction |
| 8082285 | Digital sine wave generator |
| 8082282 | Decomposition of decimal floating point data, and methods therefo... |
| 8082287 | Pre-saturating fixed-point multiplier |
| 8082283 | Arrangement of 3-input LUT'S to implement 4:2 compressors for mul... |
| 8078663 | Optical correlation apparatus and method |
| 8073888 | Random number generator and random number generating method there... |
| 8073889 | Seed generating circuit, random number generating circuit, semico... |
| 8073893 | Method and/or system for comparing character expressions |
| 8073894 | Compact switched-capacitor FIR filter implementation |
| 8069198 | Integrated circuit having a filter circuit |
| 8065355 | Interpolation FIR filter having multiple data rates in mobile com... |
| 8060551 | Method and apparatus for integer division |
| 8060545 | Composition of decimal floating point data, and methods therefor |
| 8060546 | Positionally dependent pattern checking in character strings usin... |
| 8055696 | Modular multiplication method, modular multiplier and cryptosyste... |
| 8055694 | Modular investment position calculation |
| 8051118 | Composition of decimal floating point data |
| 8051116 | Apparatus and method for generating packed sum of absolute differ... |
| 8051121 | Dual multiply-accumulator operation optimized for even and odd mu... |
| 8051117 | Shift significand of decimal floating point data |
Did You Know... 
PatentStorm News
