| Patent No. | Patent Title: |
| 7028285 | Standard cell design incorporating phase information |
| 7028283 | Method of using a hardware library in a programmable logic device |
| 6993730 | Method for rapidly determining the functional equivalence between... |
| 6981235 | Nearest neighbor mechanism |
| 6978435 | Apparatus for programming a programmable device, and method |
| 6964030 | Method for automatic mask tool translation |
| 6957406 | Analytical placement methods with minimum preplaced components |
| 6954916 | Methodology for fixing Qcrit at design timing impact |
| 6954920 | Method, program product, and design tool for automatic transmissi... |
| 6952814 | Method and apparatus for establishment of a die connection bump l... |
| 6950999 | Circuitry cross-talk analysis with consideration of signal transi... |
| 6951002 | Design techniques for analyzing integrated circuit device charact... |
| 6951007 | Wire layout design apparatus and method for integrated circuits |
| 6944843 | Method for providing a cell-based ASIC device with multiple power... |
| 6941537 | Standoff devices and methods of using same |
| 6940527 | Inspection status display method |
| 6941531 | Method and apparatus for performing extraction on an integrated c... |
| 6938230 | System and method for evaluating signal trace discontinuities in ... |
| 6938233 | Method and apparatus for designing semiconductor integrated circu... |
| 6938229 | Method and apparatus for analyzing post-layout timing violations |
| 6938227 | System and method for modifying electronic design data |
| 6934918 | IP (Intellectual Property) generating system |
| 6934930 | Generating an optical model for lens aberrations |
| 6931605 | Simulated circuit layout for low voltage, low paper and high perf... |
| 6931615 | Method and apparatus for identifying a path between source and ta... |
| 6925618 | Method and apparatus for performing extraction on an integrated c... |
| 6925629 | Reticle fabrication method |
| 6922819 | System and method of optimal waveform shaping |
| 6910202 | Logic synthesis device and logic synthesis method |
| 6910195 | Flip-flop insertion in a circuit design |
| 6907584 | Method and apparatus for providing an interface to an electronic ... |
| 6907592 | Method of routing in a programmable logic device |
| 6907593 | Method and apparatus for pre-computing attributes of routes |
| 6898778 | Semiconductor integrated circuit and method of manufacturing the ... |
| 6895564 | Method for designing LSI system |
| 6892362 | Hybrid state machine |
| 6886151 | Design method for multilayer wiring board |
| 6886154 | Multiple-exposure drawing apparatus and method thereof |
| 6880139 | Electromigration risk analysis in integrated circuit power interc... |
| 6880146 | Molecular-wire-based restorative multiplexer, and method for cons... |
Bizarre Patents 
PatentStorm News
