| Patent No. | Patent Title: |
| 8156461 | Spice corner model generating method and apparatus |
| 8151226 | Coordinated-design supporting apparatus, coordinated-design suppo... |
| 8151219 | System and method for multi-exposure pattern decomposition |
| 8151229 | System and method of computing pin criticalities under process va... |
| 8146049 | Support apparatus and design support method |
| 8146046 | Structures for semiconductor structures with error detection and ... |
| 8146036 | Circuit for and method of determining a process corner for a CMOS... |
| 8141004 | Solution-dependent regularization method for quantizing continuou... |
| 8141015 | Reporting status of timing exceptions |
| 8141017 | Method for bounded transactional timing analysis |
| 8136054 | Compact abbe's kernel generation using principal component analys... |
| 8136068 | Methods, systems, and computer program products for implementing ... |
| 8136073 | Circuit design fitting |
| 8132136 | Dynamic critical path detector for digital logic circuit paths |
| 8117578 | Static hazard detection device, static hazard detection method, a... |
| 8112729 | Method and system for selective stress enablement in simulation m... |
| 8112724 | Method of designing semiconductor integrated circuit, apparatus f... |
| 8104002 | Performing logic optimization and state-space reduction for hybri... |
| 8104004 | Logic performance in cyclic structures |
| 8104005 | Method and apparatus for efficient incremental statistical timing... |
| 8104006 | Method and apparatus for thermal analysis |
| 8104007 | Method and apparatus for thermal analysis |
| 8104008 | Layout design apparatus, layout design method, and computer produ... |
| 8104012 | System and methods for reducing clock power in integrated circuit... |
| 8104014 | Regular local clock buffer placement and latch clustering by iter... |
| 8104009 | Wire mapping for programmable logic devices |
| 8103976 | Photo mask set for forming multi-layered interconnection lines an... |
| 8103978 | Method for establishing scattering bar rule |
| 8103979 | System for generating and optimizing mask assist features based o... |
| 8103987 | System and method for managing the design and configuration of an... |
| 8103988 | Use of breakouts in printed circuit board designs |
| 8103989 | Method and system for changing circuits in an integrated circuit |
| 8103990 | Characterising circuit cell performance variability in response t... |
| 8103991 | Semiconductor integrated circuit designing method, semiconductor ... |
| 8103992 | Rapid rerouting based runtime reconfigurable signal probing |
| 8103993 | Structure for dynamically allocating lanes to a plurality of PCI ... |
| 8103994 | Generating cutting forms along current flow direction in a circui... |
| 8103995 | Method for OPC correction |
| 8103996 | Method and apparatus for thermal analysis of through-silicon via ... |
| 8103997 | Method of employing slew dependent pin capacitances to capture in... |
Did You Know... 
PatentStorm News
