| Patent No. | Patent Title: |
| 7321997 | Memory channel self test |
| 7310752 | System and method for on-board timing margin testing of memory mo... |
| 7305603 | Boundary scan cell and methods for integrating and operating the ... |
| 7293211 | Semiconductor integrated circuit |
| 7290190 | Semiconductor integrated circuit with a test circuit |
| 7281179 | Memory device and input signal control method of a memory device |
| 7275194 | Clock duty cycle based access timer combined with standard stage ... |
| 7266742 | Method and apparatus for generating a local scan enable signal to... |
| 7266744 | Application specific integrated circuit with internal testing |
| 7246285 | Method of automatic fault isolation in a programmable logic devic... |
| 7240253 | Semiconductor storage device |
| 7234088 | Method and apparatus for generating signal transitions used for t... |
| 7185247 | Pseudo bus agent to support functional testing |
| 7143329 | FPGA configuration memory with built-in error correction mechanis... |
| 7111210 | Accelerated test method for ferroelectric memory device |
Celebrity Inventors 
PatentStorm News
