Quotables
"The Americans have need of the telephone, but we do not. We have plenty of messenger boys."
Sir William Preece, chief engineer, British Post Office ; 1878
PatentStorm News
Make the Most of Our Site
See this month's Top Inventors and Most Cited Patents.
Stay on top of the latest innovations by subscribing to an RSS feed.
Registered users: Manage your profile.
| Number | Title | Issue Date |
| 5847896 | Disk drive including sloped base and cover A low height disk drive having an overall height of approximately one inch (1"). The drive includes a head disk assembly, including a base plate, a disk rotatably supported on the base plate, a motor for rotating the disk, at least one head for reading in... | 12/08/1998 |
| 5790566 | Method and device for depuncturing data A circuit and method for depuncturing data in the receiver circuitry of a digital communications system. The depuncturing circuit includes a multiplexer circuit that receives a punctured stream of data and a delayed version of the punctured stream of data... | 08/04/1998 |
| 5740055 | Process and apparatus for preparing data for cutting out and embroidering an applique Data on the outline of an applique to be cut out and embroidered are inputted by a digitizer, etc. to a microcomputer only once. Data for cutting out the applique and data for embroidering it are both prepared from the inputted outline data for delivery t... | 04/14/1998 |
| 5724240 | Method for automatically resetting a microcomputer in a video cassette recorder In a video cassette recorder incorporating two interconnected microcomputers for its control, an automatic watchdog method sends from a first microcomputer a request command for watchdog data to a second microcomputer periodically. Upon receiving the watc... | 03/03/1998 |
| 5708668 | Method and apparatus for operating an array of storage devices A storage controller operates an array of parity protected data storage units as a RAID level 5. One of the storage units is a dedicated write assist unit. The assist unit is a temporary storage area for data to be written to the other units. When the arr... | 01/13/1998 |
| 5675746 | Virtual reality generator for use with financial information A virtual reality generator having an input module that receives as input financial information is disclosed. The virtual reality generator outputs to a display device a virtual reality world generated from the financial information. The financial informa... | 10/07/1997 |
| 5668746 | Reproduced waveform equalization circuit Low-frequency components of a reproduced modulated signal is attenuated by an analog high-pass filter. The modulated signal with its low-frequency components attenuated is converted into a digital signal by means of an A/D converter. Then, the digital sig... | 09/16/1997 |
| 5646876 | Method and apparatus for reducing rounding error when evaluating binary floating point polynomials Rounding error can be reduced when evaluating binary floating point polynomials utilizing a Floating Point Unit (58) by first computing the sum of products of second and higher order polynomial terms. Next, the Floating Point Unit (58) adds a zeroth | 07/08/1997 |
| 5642366 | Global parity symbol for interleaved reed-solomon coded data A circuit and method includes a global parity symbol in a multi-way interleaved Reed-Solomon code implementation to enhance error-detection capability of the Reed-Solomon code. In one embodiment, the global parity symbol is computed over both the data sym... | 06/24/1997 |
| 5638307 | Apparatus having source power control unit responsive to voltage fluctuation A disk apparatus wherein a disk is rotated by a rotating motor, and a source power supplied to the rotating motor is monitored, which includes: a memory unit for storing an initial source voltage value before a process of a rotating motor acceleration is ... | 06/10/1997 |
| 5625581 | Non-integral delay circuit A time-discrete signal is delayed by a selectable fraction (δ) of a sampling period of the time-discrete signal. First (F1) and second (F2) differential signals having mutually different phase characteristics are derived from the time-discrete signal and... | 04/29/1997 |
| 5625561 | Apparatus and method for feedback adjusting machine working condition for improving dimensional accuracy of processed workpieces An apparatus for feedback adjusting the working condition of a working machine on the basis of measured dimensions of processed workpieces, including a determining device for determining automatic and manual compensating values, and an applying device for... | 04/29/1997 |
| 5623506 | Method and structure for providing error correction code within a system having SIMMs A computer system is provided which has ECC, and which system has a first group of SIMMs having DRAMs thereon for storing data bits and a second group of SIMMs having DRAMs thereon for the storage of check bits. The system also has a memory controller whi... | 04/22/1997 |
| 5623402 | Multi-channel inverse control using adaptive finite impulse response filters A method and apparatus for multi-channel control of a multiple input, multiple output, servo-driven plant utilizes finite impulse response (FIR) filters to model the inverse of the plant. Each channel includes a servo FIR filter that generates a servo com... | 04/22/1997 |
| 5623504 | Methods and apparatus for encoding and/or decoding digital data elements with different degrees of error protection in accordance with a quasi-product code Methods and apparatus for encoding and/or decoding digital data elements of a uniform size with different degrees of error protection in accordance with a quasi-product code. The data elements are encoded by (a) distributing the data elements over an arra... | 04/22/1997 |
| 5621639 | Process control An apparatus for controlling real time processes is described. A timing chart desired input and output signals to control the real time processes is displayed on a display screen. The timing chart is converted to a set of instructions for monitoring the i... | 04/15/1997 |
| 5619514 | In-place present state/next state registers A technique for efficiently utilizing memory in determining a next state accumulated cost in a communications system or a Viterbi decoder. The system includes a memory having an array of registers. A first present state accumulated cost is retrieved from ... | 04/08/1997 |
| 5619415 | Method of drawing a cutting area In a state where definition of machining has been already finished for the first to N-th processes, such data as a machining kind, tool data including a tool code, and cutting conditions related to the j-th process (1ࣘjࣘN+1) are inputted as new data o... | 04/08/1997 |
| 5617310 | Multiple operation mode microcontroller A microcontroller capable of operating in any one of several operation modes and includes first latch circuits which latch first mode signals from first external nodes at a first timing and second latch circuits latching second mode signals from the same ... | 04/01/1997 |
| 5617312 | Computer system that enters control information by means of video camera A computer system replaces an input device, such as a mouse, with a video camera having an image recognizing function and an image extracting function to detect motions of the operator's body directly, and controls a computer apparatus to move a cursor an... | 04/01/1997 |
| 5615220 | Polynomial divider which can perform Euclid's Algorithm to produce an error locator polynomial from an error syndrome polynomial, and apparatus including the polynomial divider A polynomial divider which can perform Euclid's Algorithm by iteratively solving both equations thereof through performing iterations of polynomial division so as to produce an error locator polynomial from an error syndrome polynomial, and apparatus incl... | 03/25/1997 |
| 5615121 | System and method for scheduling service providers to perform customer service requests A scheduling system is disclosed for scheduling tasks for fulfilling a series of service requests. When each service request is received, a determination is made as to the amount of resources a task requires to provide the requested service. Further, a pr... | 03/25/1997 |
| 5615107 | Power control method and apparatus The power control system includes a time controlled bi-stable device for causing at least one slave outlet to be controlled in response to a master unit being energized and/or de-energized. The system thus enables the slave outlet only to be energized, an... | 03/25/1997 |
| 5612910 | Circuit for inverting elements of a finite field A circuit for inverting a number of n bits of a finite field of 2n =N+1 elements comprises a first circuit for raising to the power t=2n/2 receiving the number to invert. A first complete multiplier receives the number to invert and ... | 03/18/1997 |
| 5612866 | Code generation system to construct an asynchronous real-time controller for a real-time system A code generation system to construct an asynchronous real-time controller for a real-time system with asynchronous subsystems is described. The system includes a software user interface to specify a functional description of a real-time system with async... | 03/18/1997 |
| 5612890 | System and method for controlling product dispensation utilizing metered valve apparatus and electronic interconnection map corresponding to plumbing interconnections A method and system for controlling dispensation of fluids utilizing at least one metered valve apparatus controlling a movement of fluid from at least one bulk fluid reservoir through at least one conduit in response to an authorization signal. A central... | 03/18/1997 |
| 5610928 | Data verification method In a telecommunications duplicated synchronous switch where switching in bit synchronism is carried out and fault detection is by discrepancy checking between the duplicate switch planes, determination of the faulty plane is provided by the data being car... | 03/11/1997 |
| 5610823 | Method for spindle speed optimization of motion profile A method of speed optimization of a spindle component of a machine having multiple synchronized components moving along multiple axes over a motion profile. The method including a first step further including: obtaining a motion error value of a synchrono... | 03/11/1997 |
| 5610929 | Multibyte error correcting system An ECC decoder detects a no error, a correctable error or an uncorrectable error state and reports to art upper controller after user data is read. A state indicative of the completion of the correction, an erroneous correction, or an abnormal operation i... | 03/11/1997 |
| 5608618 | Method of manually feeding coordinate system and robot control device A jog-feed operation is set to enable rotation and movement of a coordinate system. During the jog-feed of the coordinate system, a robot is moved equivalently to the jog-feed steps. A tool distal end point of the robot is initially moved to the origin of... | 03/04/1997 |
| 5608643 | System for managing multiple dispensing units and method of operation A system (8) for managing multiple dispensing units by communicating information through a communications network (12) is provided. The system includes a plurality of dispensing units (10) operable to transmit and receive information through the network. ... | 03/04/1997 |
| 5608642 | Component recognition method and device The invention is a method of determining whether a pick up apparatus has picked up a component in a normal manner. The method includes picking up a component with the apparatus, detecting at least one dimension of a projected image with of the component w... | 03/04/1997 |
| 5608640 | Numerical control method and apparatus the same To control the operation of an actuator in the minimum time and with a high efficiency for an operation of a short pitch. A numerical control method for controlling the operation of at least one actuator by a servo circuit having a certain characteristic.... | 03/04/1997 |
| 5608739 | Apparatus and method for error detection and correction in radio frequency identification device An RF identification system has a forward link that includes an encoder and decoder that utilize an (8, 13, 4) block code. The (8, 13, 4) block code has the ability to detect one bad bit in a thirteen-bit block, and can always detect two bad bits per bloc... | 03/04/1997 |
| 5608740 | Error correcting method An error correcting method, when a parity code is used to decode added data, that drastically reduces the probability of erroneous correction due to erasure correcting. When coded data, to which has been added a parity code, is decoded, errors up to half ... | 03/04/1997 |
| 5608619 | Robot control system The invention relates to a control system for an industrial robot adapted for storage of user programs which comprise a series of robot instructions. At least one of the robot instructions is arranged as a shell instruction, which constitutes a call to a ... | 03/04/1997 |
| 5608738 | Packet transmission method and apparatus In a packet transmission method of forming m error correction code packets from n (n>m) data packets including headers, and transmitting the error correction code packets, an n-bit data code portion is formed by reading out pieces of bit information, of t... | 03/04/1997 |
| 5608639 | System and method for printing, assembly and verifying a multiple-part printed product An automatic verification or matching system is provided for insuring that a multiple-part printed product, such as a multiple-ply form with matching variable indicia on each ply, has been properly assembled. The system operates in conjunction with a conv... | 03/04/1997 |
| 5604678 | Controller for a progressive die assembly for the manufacture of limited parts Elongated thin strip stock is blanked to form interlocking laminas for electric motor or generator rotors or stators at successive blanking stations. At a final assembly station the laminas are stacked and pressed into interlocking relationship. In respon... | 02/18/1997 |
| 5604690 | Signal form synthesizer arrangement, transmitter station and receiver station comprising such an arrangement A signal form synthesizer comprises a digital generator circuit (1) for generating the synthesis signal to produce a first series of digital samples which are representative of this signal and formed by binary words of N bits, and a digital-to-analog conv... | 02/18/1997 |
