| Patent No. | Patent Title: |
| 7716458 | Reconfigurable integrated circuit, system development method and ... |
| 7624255 | Scheduling program instruction execution by using fence instructi... |
| 7610476 | Multiple control sequences per row of microcode ROM |
| 7606995 | Allocating resources to partitions in a partitionable computer |
| 7603540 | Using field programmable gate array (FPGA) technology with a micr... |
| 7600103 | Speculatively scheduling micro-operations after allocation |
| 7594103 | Microprocessor and method of processing instructions for respondi... |
| 7594099 | Processor executing SIMD instructions |
| 7574588 | Time-multiplexed speculative multi-threading to support single-th... |
| 7546642 | Latching processor state information |
| 7496733 | System and method of execution of register pointer instructions a... |
| 7493599 | Device, system and method for detection and handling of misaligne... |
| 7490227 | Method and system to recreate instruction and data traces in an e... |
Quotables 
PatentStorm News
