| Patent No. | Patent Title: |
| 7226832 | Complementary metal oxide semiconductor transistor technology usi... |
| 6004137 | Method of making graded channel effect transistor |
| 5994155 | Method of fabricating a thin film transistor liquid crystal displ... |
| 5891773 | Non-volatile semiconductor storage apparatus and production there... |
| 5877057 | Method of forming ultra-thin oxides with low temperature oxidatio... |
| 5874338 | MOS-technology power device and process of making same |
| 5869377 | Method of fabrication LDD semiconductor device with amorphous reg... |
| 5856241 | Method of manufacturing semiconductor device |
| 5851860 | Semiconductor device and method for producing the same |
| 5851908 | Method for introduction of an impurity dopant in SiC, a semicondu... |
| 5849612 | MOS poly-si thin film transistor with a flattened channel interfa... |
| 5843825 | Fabrication method for semiconductor device having non-uniformly ... |
| 5834347 | MIS type semiconductor device and method for manufacturing same |
| 5830771 | Manufacturing method for semiconductor device |
| 5830776 | Method of manufacturing thin film transistor |
| 5824574 | Semiconductor material, a semiconductor device using the same, an... |
| 5824583 | Non-volatile semiconductor memory and method of manufacturing the... |
| 5821159 | Thin film transistor substrate having low resistive and chemical ... |
| 5817564 | Double diffused MOS device and method |
| 5817559 | Production method for a semiconductor device |
| 5817536 | Method to optimize p-channel CMOS ICs using Qbd as a m... |
| 5817546 | Process of making a MOS-technology power device |
| 5817557 | Process of fabricating tunnel-oxide nonvolatile memory devices |
| 5814543 | Method of manufacturing a semicondutor integrated circuit device ... |
| 5811324 | Method for manufacturing thin film transistor |
| 5811326 | Method for manufacturing thin film transistor |
| 5811340 | Metal oxide semiconductor field effect transistor and method of ... |
| 5807759 | Method of fabricating a contact structure for a raised source/dra... |
| 5804474 | Method for forming a V-shaped gate electrode in a semiconductor d... |
| 5804496 | Semiconductor device having reduced overlap capacitance and metho... |
| 5804505 | Method of producing semiconductor device having buried contact st... |
| 5798293 | Method for producing a semiconductor layer of SiC of the 3C-polyt... |
| 5798282 | Semiconductor stack structures and fabrication sparing methods ut... |
| 5795807 | Semiconductor device having a group of high performance transisto... |
| 5792670 | Method of manufacturing double polysilicon EEPROM cell and access... |
| 5789294 | Manufacturing method of nonvolatile memory |
| 5789300 | Method of making IGFETs in densely and sparsely populated areas o... |
| 5789266 | Metal oxide semiconductor field effect transistor (MOSFET) fabric... |
| 5789282 | Method for fabricating thin film transistor |
| 5789298 | High performance mosfet structure having asymmetrical spacer form... |
Bizarre Patents 
PatentStorm News
