| Patent No. | Patent Title: |
| 7761644 | Memory sharing arrangement for an integrated multiprocessor syste... |
| 7328300 | Method and system for keeping two independent busses coherent |
| 7320045 | Automatic detection of the bit width of a data bus |
| 7296105 | Method and apparatus for configuring an interconnect to implement... |
| 7293126 | Enhanced structure of extensible time-sharing bus capable of redu... |
| 7287113 | Method of and apparatus for controlling bidirectional streams of ... |
| 7284078 | Deterministic field bus and process for managing same such that w... |
| 7284083 | Dynamically configuring resources for cycle translation in a comp... |
| 7263567 | Method and apparatus for lowering the die temperature of a microp... |
| 7254657 | Dual mode capability for system bus |
| 7251703 | Method of time stamping to enable device bridging over dissimilar... |
| 7234017 | Computer system architecture for a processor connected to a high ... |
| 7228371 | Computer workstation automated analysis system and upgrade determ... |
| 7225281 | Multiprocessor infrastructure for providing flexible bandwidth al... |
| 7222208 | Simultaneous bidirectional port with synchronization circuit to s... |
| 7219177 | Method and apparatus for connecting buses with different clock fr... |
| 7200703 | Configurable components for embedded system design |
| 7200687 | Location-based non-uniform allocation of memory resources in memo... |
| 7197587 | Systems-events core for monitorings system events for a cellular ... |
| 7197585 | Method and apparatus for managing the execution of a broadcast in... |
| 7197586 | Method and system for recording events of an interrupt using pre-... |
| 7188202 | Techniques for accessing devices through a set of serial buses |
| 7188204 | Memory unit and branched command/address bus architecture between... |
| 7185137 | Bus bridge with stored controlling relay information |
| 7174411 | Dynamic allocation of PCI express lanes using a differential mux ... |
| 7171506 | Plural interfaces in home network with first component having a f... |
| 7171503 | Mini PCI module having integrated antenna pin set for electricall... |
| 7159064 | Method and device for increasing data transfer in multi-media car... |
| 7152134 | Interfacing a legacy data bus with a wideband data bus utilizing ... |
| 7146450 | Control and supervisory signal transmission system for changing a... |
| 7146446 | Multiple module computer system and method |
| 7133950 | Request arbitration in multi-core processor |
| 7130948 | Flexible interrupt handling methods for optical networking appara... |
| 7124232 | Bus connection circuit and bus connection system having plural re... |
| 7124235 | USB apparatus with switchable host/hub functions and control meth... |
| 7120725 | Method of communicating a VMEbus signal over IP packet network |
| 7107371 | Method and apparatus for providing and embedding control informat... |
| 7103700 | Method of and apparatus for controlling bidirectional streams of ... |
| 7099981 | Multiple module computer system and method |
| 7099986 | High speed peripheral interconnect apparatus, method and system |
Famous Patents 
PatentStorm News
