| Patent No. | Patent Title: |
| 7691657 | Light emitting device using nitride semiconductor and fabrication... |
| 7485923 | SOI semiconductor device with improved halo region and manufactur... |
| 7482686 | Multipiece apparatus for thermal and electromagnetic interference... |
| 7479448 | Method of manufacturing a light emitting device with a doped acti... |
| 7476614 | Method of fabricating semiconductor device |
| 7473625 | LDMOS device and method of fabrication |
| 7465627 | Methods of forming capacitors |
| 7465649 | Method of forming a split poly-SiGe/poly-Si alloy gate stack |
| 7456495 | Semiconductor module with a semiconductor stack, and methods for ... |
| 7456503 | Integrated circuit package |
| 7456085 | Method for introducing impurities |
| 7452799 | Ball film for integrated circuit fabrication and testing |
| 7449729 | Heterojunction bipolar transistor and method for fabricating the ... |
| 7449727 | Overvoltage-protected light-emitting semiconductor device |
| 7449756 | Semiconductor device with a high-k gate dielectric and a metal ga... |
| 7446379 | Transistor with dopant-bearing metal in source and drain |
| 7442628 | Semiconductor laser manufacturing method |
| 7427793 | Sacrificial self-aligned interconnect structure |
| 7427781 | Thin film transistor array substrate |
| 7425752 | Semiconductor device channel termination |
| 7422937 | Semiconductor device and manufacturing method thereof |
| 7420283 | Integration type semiconductor device and method for manufacturin... |
| 7417265 | Schottky diode structure with enhanced breakdown voltage and meth... |
| 7417275 | Capacitor pair structure for increasing the match thereof |
| 7411277 | Semiconductor integrated circuit having shield wiring |
| 7407829 | Electrically programmable memory element with improved contacts |
| 7408203 | Light emitting device and fabrication method thereof and light em... |
| 7402912 | Method and power control structure for managing plurality of volt... |
| 7399678 | Method for reading an array of multi-bit ROM cells with each cell... |
| 7397072 | Structure for and method of using a four terminal hybrid silicon/... |
| 7394134 | Semiconductor device with electrostatic discharge protection |
| 7394090 | Non-volatile memory and the fabrication method |
| 7390688 | Semiconductor device and manufacturing method thereof |
| 7387960 | Dual depth trench termination method for improving Cu-based inter... |
| 7388226 | Liquid crystal display of horizontal electronic field applying ty... |
| 7382039 | Edge seal for improving integrated circuit noise isolation |
| 7382044 | Semiconductor device package diepad having features formed by ele... |
| 7382011 | Solid-state image sensing device equipped with inner lens |
| 7378705 | Single-poly EEPROM cell with lightly doped MOS capacitors |
| 7378336 | Split poly-SiGe/poly-Si alloy gate stack |
Quotables 
PatentStorm News
