| Patent No. | Patent Title: |
| 5537590 | Apparatus for applying analysis rules to data sets in a relationa... |
| 5495619 | Apparatus providing addressable storage locations as virtual link... |
| 5490278 | Data processing method and apparatus employing parallel processin... |
| 5488720 | Apparatus with deletion safeguard for setting a number of data in... |
| 5481683 | Super scalar computer architecture using remand and recycled gene... |
| 5481744 | Microcode sequencer changing states in response to an external ga... |
| 5481746 | Vector shift functional unit for successively shifting operands s... |
| 5481749 | Shift register divided into a number of cells and a number of sta... |
| 5479613 | Real-time ring bandwidth utilization calculator, calculating band... |
| 5475858 | Real time multiprocessor system having a write only data link con... |
| 5471623 | Lambda network having 2m-1 nodes in each of m stages w... |
| 5471622 | Run-time system having nodes for identifying parallel tasks in a ... |
| 5469549 | Computer system having multiple asynchronous processors interconn... |
| 5467462 | Event driven logic simulator for partial simulation |
| 5465381 | Processor and read/write head incorporated in disk for communicat... |
| 5463740 | Data control device generating different types of bus requests an... |
| 5455916 | Method for performing inter-unit data transfer operations among a... |
| 5452454 | Generic remote boot for networked workstations by creating local ... |
| 5448749 | Data processing apparatus with optical vector matrix multiplier a... |
| 5446878 | Method for selectively enabling subset of embedded event-making ... |
| 5442784 | Data management system for building a database with multi-dimensi... |
| 5434972 | Network for determining route through nodes by directing searchin... |
| 5432915 | Interprocessor communication system in an information processing ... |
| 5430887 | Cube-like processor array architecture |
| 5423054 | Processor and read/write head incorporated in disk for communicat... |
| 5412784 | Apparatus for parallelizing serial instruction sequences and crea... |
| 5410719 | Field compositor for merging data and including cells each receiv... |
| 5410718 | Single-chip microcomputer having a memory including a one-bit mem... |
| 5404517 | Apparatus for assigning order for sequential display of randomly ... |
| 5404564 | High speed data train generating system with no restriction on le... |
| 5396639 | One chip microcomputer having programmable I/O terminals programm... |
| 5396603 | Data processor having resources and execution start control for s... |
| 5390330 | Control system and method for direct execution of software applic... |
| 5386579 | Minimum pin-count multiplexed address/data bus with byte enable a... |
| 5379441 | Homebus system for permitting homebus equipment and ISDN basic in... |
| 5379443 | Microprocessor providing encoded information on byte enable lines... |
| 5367643 | Generic high bandwidth adapter having data packet memory configur... |
| 5357622 | Apparatus for queing and storing data writes into valid word patt... |
| 5355485 | First processor for dividing long argument data into packets and ... |
| 5353412 | Partition control circuit for separately controlling message send... |
Bizarre Patents 
PatentStorm News
