| Patent No. | Patent Title: |
| 6170997 | Method for executing instructions that operate on different data ... |
| 6118936 | Signaling network management system for converting network events... |
| 6115545 | Automatic internet protocol (IP) address allocation and assignmen... |
| 6085261 | Method and apparatus for burst protocol in a data processing syst... |
| 6072942 | System and method of electronic mail filtering using interconnect... |
| 6073230 | Instruction fetch unit configured to provide sequential way predi... |
| 6064805 | Method, system, and computer program product for intraconnect dat... |
| 6049866 | Method and system for an efficient user mode cache manipulation u... |
| 6044205 | Communications system for transferring information between memori... |
| 6035118 | Mechanism to eliminate the performance penalty of computed jump t... |
| 6006030 | Microprocessor with programmable instruction trap for deimplement... |
| 6003122 | Direct memory access controller |
| 6000028 | Means and apparatus for maintaining condition codes in an unevalu... |
| 5974518 | Smart buffer size adaptation apparatus and method |
| 5974240 | Method and system for buffering condition code data in a data pro... |
| 5974539 | Three input arithmetic logic unit with shifter and mask generator |
| 5966509 | Network management device |
| 5961635 | Three input arithmetic logic unit with barrel rotator and mask ge... |
| 5963720 | Method and system for expediting transfer of data over a network ... |
| 5960174 | Arbitration method for a communication network |
| 5953513 | Recording and reproducing device for recording and reproducing ... |
| 5946468 | Reorder buffer having an improved future file for storing specula... |
| 5944798 | System and method for arbitrated loop recovery |
| 5943494 | Method and system for processing multiple branch instructions tha... |
| 5943500 | Long latency interrupt handling and input/output write posting |
| 5937164 | Method and apparatus of secure server control of local media via ... |
| 5937177 | Control structure for a high-speed asynchronous pipeline |
| 5937163 | Method and system at a host node for hierarchically organizing th... |
| 5930508 | Method for storing and decoding instructions for a microprocessor... |
| 5930489 | Microprocessor configured to detect memory operations having data... |
| 5930514 | Self-deletion facility for application programs |
| 5930492 | Rapid pipeline control using a control word and a steering word |
| 5930471 | Communications system and method of operation for electronic mess... |
| 5930522 | Invocation architecture for generally concurrent process resoluti... |
| 5926652 | Matching of wild card patterns to wild card strings associated wi... |
| 5920714 | System and method for distributed multiprocessor communications |
| 5918034 | Method for decoupling pipeline stages |
| 5918013 | Method of transcoding documents in a network environment using a ... |
| 5915109 | Microprocessor for processing a saturation instruction of an ... |
| 5915110 | Branch misprediction recovery in a reorder buffer having a future... |
Bizarre Patents 
PatentStorm News
