| Patent No. | Patent Title: |
| 8158517 | Method for manufacturing wiring substrate, thin film transistor, ... |
| 8143148 | Self-aligned multi-dielectric-layer lift off process for laser di... |
| 8120122 | Self-aligned masks using multi-temperature phase-change materials |
| 8105879 | Near chip scale package integration process |
| 8101449 | Process for altering thermoelectric properties of a material |
| 8093126 | Nonvolatile semiconductor memory device, semiconductor device and... |
| 8093128 | Integration of non-volatile charge trap memory devices and logic ... |
| 8088676 | Metal-induced crystallization of amorphous silicon, polycrystalli... |
| 8080470 | Wiring structure and semiconductor device, and their fabrication ... |
| 8080474 | Method for making electrode |
| 8076169 | Method of fabricating an electromechanical device including at le... |
| 8076245 | MOS low power sensor with sacrificial membrane |
| 8076667 | Efficient light extraction method and device |
| 8067762 | Resistance random access memory structure for enhanced retention |
| RE42955 | GaN-based permeable base transistor and method of fabrication |
| 8062925 | Process for preparing a semiconductor light-emitting device for m... |
| 8063487 | Manufacturing method of semiconductor apparatus and semiconductor... |
| 8058123 | Integrated circuit and method of fabrication thereof |
| 8058145 | Micro-electro-mechanical device and manufacturing method for the ... |
| 8058734 | Semiconductor device and method of manufacturing the same |
| 8053352 | Method and mesh reference structures for implementing Z-axis cros... |
| 8053867 | Phosphorous-comprising dopants and methods for forming phosphorou... |
| 8053265 | Mitigation of high stress areas in vertically offset structures |
| 8048761 | Fabricating method for crack stop structure enhancement of integr... |
| 8049255 | Display device and method of manufacturing the same |
| 8048803 | Method for forming contact plug in a semiconductor device |
| 8049297 | Semiconductor structure |
| 8049327 | Through-silicon via with scalloped sidewalls |
| 8043870 | CMP pad thickness and profile monitoring system |
| 8043933 | Integration sequences with top surface profile modification |
| 8043939 | Method for manufacturing semiconductor wafer |
| 8043945 | Method of fabricating semiconductor device |
| 8043965 | Method of forming a through substrate via in a compound semicondu... |
| 8044519 | Semiconductor device and method of fabricating the same |
| 8039342 | Enhanced integrity of a high-K metal gate electrode structure by ... |
| 8039344 | Methods of forming a capacitor structure and methods of manufactu... |
| 8039363 | Small chips with fan-out leads |
| 8039378 | Method of manufacturing a semiconductor device |
| 8039841 | Organic light emitting diode display |
| 8035125 | Light-emitting apparatus and method of manufacturing the same |
Famous Patents 
PatentStorm News
