| Patent No. | Patent Title: |
| 8187961 | Threshold adjustment for high-K gate dielectric CMOS |
| 8188607 | Layout structure for chip coupling |
| 8188527 | Embedded capacitor in semiconductor device and method for fabrica... |
| 8183647 | Semiconductor device and manufacturing method for silicon oxynitr... |
| 8178958 | Semiconductor device having antenna and method for manufacturing ... |
| 8178878 | Mother thin film transistor array substrate and thin film transis... |
| RE43380 | Semiconductor device including semiconductor element surrounded b... |
| 8178944 | Method for forming a one-time programmable metal fuse and related... |
| 8180081 | System and method for eliminating feedback and noise in a hearing... |
| 8174069 | Power semiconductor device and a method of forming a power semico... |
| 8169038 | Semiconductor device and method of manufacturing the same |
| 8169014 | Interdigitated capacitive structure for an integrated circuit |
| 8164126 | CMOS image sensors including backside illumination structure |
| 8159048 | Bipolar junction transistor geometry |
| 8159077 | Pad in semicondcutor device and fabricating method thereof |
| 8158984 | Thin film transistor, method of fabricating the same, and organic... |
| 8154127 | Optical device and method of making the same |
| 8148785 | Semiconductor device |
| 8148762 | Photodiodes, image sensing devices and image sensors |
| 8143718 | Semiconductor device having stress relaxation sections |
| 8138604 | Metal cap with ultra-low k dielectric material for circuit interc... |
| 8138611 | Semiconductor device having shifted stacked chips |
| 8139801 | Hearing aid glasses using one omni microphone per temple |
| 8129812 | Trench isolation structure and method of formation |
| 8129766 | Semiconductor memory device comprising shifted contact plugs |
| 8129233 | Method for fabricating thin film transistor |
| 8125008 | Schottky device and process of making the same comprising a geome... |
| 8125087 | High-density flip-chip interconnect |
| 8124529 | Semiconductor device fabricated using a metal microstructure cont... |
| 8120150 | Integrated circuit package system with dual connectivity |
| 8120175 | Soft error rate mitigation by interconnect structure |
| 8115254 | Semiconductor-on-insulator structures including a trench containi... |
| 8110913 | Integrated circuit package system with integral inner lead and pa... |
| 8106594 | Semiconductor device and electronic apparatus using the same |
| 8102048 | Electronic device manufacturing method and electronic device |
| 8102045 | Integrated circuit with galvanically bonded heat sink |
| 8097936 | Component, power component, apparatus, method of manufacturing a ... |
| 8093729 | Electrically conductive interconnect system and method |
| 8093622 | Semiconductor device and its driving method |
| 8093658 | Electronic device with asymmetric gate strain |
Bizarre Patents 
PatentStorm News
