| Patent No. | Patent Title: |
| 8190975 | Transparent envelope for XML messages |
| 8185797 | Basic matrix, coder/encoder and generation method of the low dens... |
| 8181085 | Method and system for providing short block length low density pa... |
| 8181080 | Adaptive HARQ control for EDCH |
| 8181091 | High speed LDPC decoding |
| 8181095 | System and method for improving signaling channel robustness |
| 8176389 | Decoder device and method for decoding data stored in storage med... |
| 8176377 | Method for safely transmitting short ACK/NACK bitmaps in ARQ proc... |
| 8171384 | Device having turbo decoding capabilities and a method for turbo ... |
| 8171375 | Distributed processing LDPC (low density parity check) decoder |
| 8166369 | Method for error processing in optical disk memories |
| 8161364 | Out of order checksum calculation for fragmented packets |
| 8156400 | Embedded parity coding for data storage |
| 8151175 | Fault tolerant decoding method and apparatus |
| 8151162 | Encoding device, decoding device, encoding/decoding device, and r... |
| 8145974 | Virtual limited buffer modification for rate matching |
| 8145979 | DTV transmitting system and receiving system and method of proces... |
| 8140943 | Parity insertion for inner architecture |
| 8140944 | Interleaver design with unequal error protection for control info... |
| 8140942 | System, method and storage medium for providing fault detection a... |
| 8136019 | Transparent envelope for XML messages |
| 8132082 | Architecture and control of Reed-Solomon error-correction decodin... |
| 8132087 | Forward error correction mapping and de-mapping techniques |
| 8132083 | Architecture and control of reed-solomon list decoding |
| 8132075 | Memory mapping for parallel turbo decoding |
| 8132088 | Data formatting in data storage |
| 8122303 | Data structure for flash memory and data reading/writing method t... |
| 8122324 | Error correction coding apparatus |
| 8117507 | Decompressing method and device for matrices |
| 8112698 | High speed turbo codes decoder for 3G using pipelined SISO Log-MA... |
| 8108750 | RAID 3+3 |
| 8108753 | Method of computing partial CRCs |
| 8108738 | Data eye monitor method and apparatus |
| 8095848 | Multi-byte cyclic redundancy check calculation circuit and method... |
| 8082479 | Methods and apparatus for generating permutations |
| 8082483 | High speed turbo codes decoder for 3G using pipelined SISO Log-MA... |
| 8078947 | Data processing circuit and method |
| 8078938 | Semiconductor memory, semiconductor memory system, and error corr... |
| 8074152 | Broadcasting receiver and broadcast signal processing method |
| 8069389 | Error correction circuit and method, and semiconductor memory dev... |
Did You Know... 
PatentStorm News
