| Patent No. | Patent Title: |
| 7414908 | Magnetic memory device |
| 7403417 | Non-volatile semiconductor memory device and method for operating... |
| 7372736 | Monolithic, combo nonvolatile memory allowing byte, page and bloc... |
| 7359266 | Precharge circuit and method employing inactive weak precharging ... |
| 7355881 | Memory array with global bitline domino read/write scheme |
| 7352628 | Systems for programming differently sized margins and sensing wit... |
| 7352632 | Non-volatile semiconductor memory device |
| 7349261 | Method for increasing programming speed for non-volatile memory b... |
| 7345916 | Method and apparatus for high voltage operation for a high perfor... |
| 7321521 | Assessing energy requirements for a refreshed device |
| 7310272 | System for performing data pattern sensitivity compensation using... |
| 7289363 | Memory cell repair using fuse programming method in a flash memor... |
| 7272039 | Minimizing adjacent wordline disturb in a memory device |
| 7272060 | Method, system, and circuit for performing a memory related opera... |
| 7262999 | System and method for preventing read margin degradation for a me... |
| 7260013 | Power supply device in semiconductor memory |
| 7257024 | Minimizing adjacent wordline disturb in a memory device |
| 7257020 | Thin film magnetic memory device having redundant configuration |
| 7254070 | Semiconductor memory device with redundancy circuit |
| 7254084 | Data processing device |
| 7251171 | Semiconductor memory and system apparatus |
| 7251157 | Semiconductor device |
| 7248514 | Semiconductor memory device |
| 7242629 | High speed latch circuits using gated diodes |
| 7242602 | Semiconductor memory devices having conductive line in twisted ar... |
| 7239554 | Nonvolatile memory device and method of improving programming cha... |
| 7236410 | Memory cell driver circuits |
| 7233522 | NAND memory array incorporating capacitance boosting of channel r... |
| 7227787 | Method for erasing an NROM cell |
| 7227774 | MRAM integrated circuits, MRAM circuits, and systems for testing ... |
| 7224616 | Circuit and method for generating wordline voltage in nonvolatile... |
| 7224624 | Page buffer for nonvolatile semiconductor memory device and metho... |
| 7218558 | Semiconductor memory devices having column redundancy circuits th... |
| 7218569 | Memory circuit, and method for reading out data contained in the ... |
| 7218542 | Physical priority encoder |
| 7215596 | Circuit and method for controlling inversion of delay locked loop... |
| 7212435 | Minimizing adjacent wordline disturb in a memory device |
| 7212444 | Semiconductor nonvolatile memory device |
| 7212437 | Charge coupled EEPROM device and corresponding method of operatio... |
| 7212430 | Semiconductor memory |
Bizarre Patents 
PatentStorm News
