| Patent No. | Patent Title: |
| 8189388 | Fuse circuit and flash memory device having the same |
| 8189404 | Storage device and method for operating the same |
| 8184463 | Semiconductor apparatus |
| 8180981 | Cache coherent support for flash in a memory hierarchy |
| 8169829 | Memory controller, memory system, recording and reproducing metho... |
| 8164947 | Low current switching magnetic tunnel junction design for magneti... |
| 8164949 | Reducing drift in chalcogenide devices |
| 8164959 | Method and system for programming non-volatile memory cells based... |
| 8159778 | Hard disk drive contamination control |
| 8159866 | Method and system for providing dual magnetic tunneling junctions... |
| 8154940 | Method of reducing current of memory in self-refreshing mode and ... |
| 8154927 | Nonvolatile memory device and nonvolatile memory system employing... |
| 8156278 | Non-volatile data storage system and method thereof |
| 8144515 | Interleaved flash storage system and method |
| 8144508 | Memory reading method for resistance drift mitigation |
| 8139429 | Output enable signal generating circuit and method of semiconduct... |
| 8139401 | Integrated circuit with a memory matrix with a delay monitoring c... |
| 8134805 | Silent retract of heads in a hard disk drive |
| 8134881 | Thermally stable reference voltage generator for MRAM |
| 8125817 | Nonvolatile storage device and method for writing into the same |
| 8125825 | Memory system protected from errors due to read disturbance and r... |
| 8127107 | Virtualization with merged guest page table and shadow page direc... |
| 8122190 | Method and system for reconfigurable memory-based permutation imp... |
| 8107199 | Ramp to park read/write head and hard disk drive including the sa... |
| 8107295 | Nonvolatile memory device and read method thereof |
| 8107273 | Integrated circuits having programmable metallization cells (PMCs... |
| 8108612 | Location updates for a distributed data store |
| 8102718 | Method for programming a floating gate |
| 8102698 | Structure and method for biasing phase change memory array for re... |
| 8103848 | Memory control device and information processing apparatus |
| 8098526 | Reverse reading in non-volatile memory with compensation for coup... |
| 8099566 | Load/store ordering in a threaded out-of-order processor |
| 8094486 | Pad design with buffers for STT-MRAM or other short pulse signal ... |
| 8090901 | TCAM management approach that minimize movements |
| 8085497 | Method of multi-angled bump processing for magnetic pole fabricat... |
| 8085595 | Nonvolatile memory devices and methods of controlling the wordlin... |
| 8085606 | Input-output line sense amplifier having adjustable output drive ... |
| 8086822 | In-place shadow tables for virtualization |
| 8085590 | Multi-bit-per-cell flash memory device with non-bijective mapping |
| 8081511 | Flash memory device with redundant columns |
Quotables 
PatentStorm News
