| Patent No. | Patent Title: |
| 8060847 | Clock model for formal verification of a digital circuit descript... |
| 8020120 | Layout quality gauge for integrated circuit design |
| 8020132 | Combined memories in integrated circuits |
| 8015527 | Routing of wires of an electronic circuit |
| 8010922 | Automated method for buffering in a VLSI design |
| 8006213 | Optimization method of integrated circuit design for reduction of... |
| 8001492 | Evaluation method for interconnects interacted with integrated-ci... |
| 8001515 | Simultaneous optimization of analog design parameters using a cos... |
| 8001508 | Method and system for analyzing input/output simultaneous switchi... |
| 7987439 | Method and apparatus for analyzing circuit model by reduction and... |
| 7987434 | Calculation system for inverse masks |
| 7987435 | Pattern verification method, program thereof, and manufacturing m... |
| 7984406 | Timing verification method and apparatus |
| 7984395 | Hierarchical compression for metal one logic layer |
| 7979834 | Predicting timing degradations for data signals in an integrated ... |
| 7979835 | Method of estimating resource requirements for a circuit design |
| 7975253 | Power supply noise analysis model generating method and power sup... |
| 7971163 | Property generating apparatus, property generating method and pro... |
| 7971177 | Design tool for charge trapping memory using simulated programmin... |
| 7966586 | Intelligent pattern signature based on lithography effects |
| 7966593 | Integrated circuit design system, method, and computer program pr... |
| 7966582 | Method and apparatus for modeling long-range EUVL flare |
| 7966584 | Pattern-producing method for semiconductor device |
| 7958475 | Synthesis of assertions from statements of power intent |
| 7958484 | Affinity-based clustering of vectors for partitioning the columns... |
| 7945890 | Registry for electronic design automation of integrated circuits |
| 7930657 | Methods of forming photomasks |
| 7930665 | Method and program for designing semiconductor integrated circuit |
| 7921404 | Method of reusing constraints in PCB designs |
| 7921391 | Apparatus, method and computer-readable code for automated design... |
| 7917879 | Semiconductor device with dynamic array section |
| 7908573 | Minimizing effects of interconnect variations in integrated circu... |
| 7904865 | Placement driven routing |
| 7904871 | Computer-implemented method of optimizing refraction and TIR stru... |
| 7900182 | Method and system for designing an electronic circuit |
| 7900171 | Electronic stream processing circuit with locally controlled para... |
| 7900174 | Method and system for characterizing an integrated circuit design |
| 7890892 | Balanced and bi-directional bit line paths for memory arrays with... |
| 7882466 | Noise checking method and apparatus, and computer-readable record... |
| 7877718 | Analog IC placement using symmetry-islands |
Celebrity Inventors 
PatentStorm News
