| Patent No. | Patent Title: |
| 8112618 | Less-secure processors, integrated circuits, wireless communicati... |
| 8112654 | Method and an apparatus for providing timing signals to a number ... |
| 8112641 | Facilitating communication and power transfer between electricall... |
| 8108664 | Fast and compact circuit for bus inversion |
| 8108708 | Power optimization when using external clock sources |
| 8099619 | Voltage regulator with drive override |
| 8095783 | Media boot loader |
| 7840714 | Mapping SDVO functions from PCI express interface |
| 7506075 | Fair elevator scheduling algorithm for direct access storage devi... |
| 7500027 | Emulation of a disconnect of a device |
| 7409471 | Data transfer control device for data transfer over a bus, electr... |
| 7386639 | Switch for coupling one bus to another bus |
| 7380028 | Robust delivery of video data |
| 7380032 | Storage system, and method for controlling the same |
| 7376757 | Driverless interfacing of a removable device with a digital produ... |
| 7353298 | Data transfer processing method |
| 7346711 | Methods, systems, and computer program products for detecting IDE... |
| 7346714 | Notification of completion of communication with a plurality of d... |
| 7343430 | Methods and apparatus for improving data integrity for small comp... |
| 7340539 | Device connected to a bus for storing information utilized to all... |
| 7340541 | Method of buffering bidirectional digital I/O lines |
| 7340537 | Memory channel with redundant presence detect |
| 7340542 | Data processing system with bus access retraction |
| 7337244 | Data transfer apparatus, storage device control apparatus and con... |
| 7337248 | Adaptive synchronization method for communication in storage syst... |
| 7337247 | Buffer and method of diagnosing buffer failure |
| 7333659 | Picture encoder and picture encoding method |
| 7334058 | File input/output control device and method for the same backgrou... |
| 7334067 | Programmable controller having reduced control key set |
| 7334068 | Physical layer device having a SERDES pass through mode |
| 7333328 | Hard disk system having a hard disk unit and a conversion unit fo... |
| 7330912 | Configuration in a configurable system on a chip |
| 7330911 | Accessing a memory using a plurality of transfers |
| 7330910 | Fencing of resources allocated to non-cooperative client computer... |
| 7308511 | System for allocating resources in a computer system |
| 7308512 | Fiber channel adaptor for serial or parallel ATA disks |
| 7296095 | Communication control method and apparatus, and communication sys... |
| 7296094 | Circuit and method to provide configuration of serial ATA queue d... |
| 7293121 | DMA controller utilizing flexible DMA descriptors |
| 7290066 | Methods and structure for improved transfer rate performance in a... |
Did You Know... 
PatentStorm News
