| Patent No. | Patent Title: |
| 6178487 | Manipulating disk partitions between disks |
| 6178480 | Method for operating an array of video storage units |
| 6154822 | Method and system for improving data storage and access for progr... |
| 6148363 | Device and method for controlling solid-state memory system |
| 6148366 | Storage system which transfers a command and data corresponding t... |
| 6145060 | Data storage device with only internal addressing |
| 6141728 | Embedded cache manager |
| 6138219 | Method of and operating architectural enhancement for multi-port ... |
| 6131150 | Scaled memory allocation system |
| 6131151 | Processing high-speed digital datastreams with reduced memory |
| 6128700 | System utilizing a DRAM array as a next level cache memory and me... |
| 6119203 | Mechanism for sharing data cache resources between data prefetch ... |
| 6112276 | Modular disk memory apparatus with high transfer rate |
| 6108758 | Multiple masters in a memory control system |
| 6108759 | Manipulation of partitions holding advanced file systems |
| 6105116 | Method and apparatus of controlling a disk cache during a degener... |
| 6098159 | Information processing apparatus |
| 6098152 | Method and apparatus for miss sequence cache block replacement ut... |
| 6092153 | Subsettable top level cache |
| 6088779 | System and method for execution management of computer programs |
| 6088778 | Method for manipulating disk partitions |
| 6088775 | Data access controller and data access control method |
| 6088773 | Checkpoint acquisition accelerating apparatus |
| 6078994 | System for maintaining a shared cache in a multi-threaded compute... |
| 6076144 | Method and apparatus for identifying potential entry points into ... |
| 6076140 | Set associative cache memory system with reduced power consumptio... |
| 6073215 | Data processing system having a data prefetch mechanism and metho... |
| 6073213 | Method and apparatus for caching trace segments with multiple ent... |
| 6073216 | System and method for reliable system shutdown after coherency co... |
| 6070234 | Cacche memory employing dynamically controlled data array start t... |
| 6061763 | Memory management system employing multiple buffer caches |
| 6052765 | Method for optimized placement of virtual volumes on a physical c... |
| 6021477 | Multiple mode memory module |
| 6021461 | Method for reducing power consumption in a set associative cache ... |
| 6018793 | Single chip controller-memory device including feature-selectable... |
| 6014725 | Method of up-dating the contents of the electronic memory of an ... |
| 6014732 | Cache memory with reduced access time |
| 6012127 | Multiprocessor computing apparatus with optional coherency direct... |
| 6000011 | Multi-entry fully associative transition cache |
| 6000022 | Method and apparatus for coupling signals between two circuits op... |