| Patent No. | Patent Title: |
| 8156392 | Apparatus, system, and method for bad block remapping |
| 8112694 | System and method for reliably communicating information without ... |
| 8069383 | Apparatus, system, and method for bad block remapping |
| 8024629 | Input/output compression and pin reduction in an integrated circu... |
| 8024623 | Misalignment compensation for proximity communication |
| 8024627 | Semiconductor memory device, operating method thereof, and compre... |
| 8020056 | Memory channel with bit lane fail-over |
| 8010854 | Method and circuit for brownout detection in a memory system |
| 8006148 | Test mode control circuit and method for using the same in semico... |
| 8006154 | Semiconductor integrated circuit and method for testing semicondu... |
| 8001453 | CAN system |
| 7984343 | Inter-device connection test circuit generating method, generatio... |
| 7984346 | Integrated apparatus for testing image devices |
| 7984354 | Generating responses to patterns stimulating an electronic circui... |
| 7984345 | Test apparatus and test method |
| 7984350 | Logic circuitry and recording medium |
| 7984341 | Method, system and computer program product involving error thres... |
| 7979759 | Test and bring-up of an enhanced cascade interconnect memory syst... |
| 7979754 | Voltage margin testing for proximity communication |
| 7975193 | Solid state storage end of life prediction with correction histor... |
| 7975198 | Test system and back annotation method |
| 7971113 | Method for detecting disturb phenomena between neighboring blocks... |
| 7962807 | Semiconductor storage apparatus managing system, semiconductor st... |
| 7958413 | Method and system for memory testing and test data reporting duri... |
| 7958438 | CAN system |
| 7954015 | Data interleaving and deinterleaving involving concatenation of w... |
| 7949914 | Diagnostic mode switching |
| 7949915 | Method and apparatus for describing parallel access to a system-o... |
| 7949913 | Method for creating a memory defect map and optimizing performanc... |
| 7949920 | DFT techniques to reduce test time and power for SoCs |
| 7949919 | Microelectronic device and pin arrangement method thereof |
| 7945822 | Storing data to multi-chip low-latency random read memory device ... |
| 7945824 | Processor-memory unit for use in system-in-package and system-in-... |
| 7945831 | Gating TDO from plural JTAG circuits |
| 7930609 | Apparatus and method for verifying target circuit |
| 7930604 | Apparatus and method for testing and debugging an integrated circ... |
| 7930601 | AC ABIST diagnostic method, apparatus and program product |
| 7925949 | Embedded processor |
| 7921346 | Verification of array built-in self-test (ABIST) design-for-test/... |
| 7917825 | Method and apparatus for selectively utilizing information within... |
Bizarre Patents 
PatentStorm News
