| Patent No. | Patent Title: |
| 7461309 | Systems and methods for providing output data in an LBIST system ... |
| 7457997 | Apparatus and method for detecting over-programming condition in ... |
| 7454680 | Method, system and computer program product for improving efficie... |
| 7451372 | Circuit test pattern edition apparatus, circuit test pattern edit... |
| 7447953 | Lane testing with variable mapping |
| 7447950 | Memory device and memory error correction method |
| 7447961 | Inversion of scan clock for scan cells |
| 7444572 | Built-in self test for a thermal processing system |
| 7441164 | Memory bypass with support for path delay test |
| 7437634 | Test scan cells |
| 7437636 | Method and apparatus for at-speed testing of digital circuits |
| 7434129 | Partial good integrated circuit and method of testing same |
| 7430696 | Zeroing circuit for performance counter |
| 7426665 | Tileable field-programmable gate array architecture |
| 7418639 | Test interface, system, and method for testing communications dev... |
| 7409616 | Built in self test system and method for detecting and correcting... |
| 7409610 | Total configuration memory cell validation built in self test (BI... |
| 7404117 | Component testing and recovery |
| 7401269 | Systems and methods for scripting data errors to facilitate verif... |
| 7401271 | Testing system and method of using same |
| 7401278 | Edge-triggered master + LSSD slave binary latch |
| 7395465 | Memory array repair where repair logic cannot operate at same ope... |
| 7395478 | Method of generating test patterns to efficiently screen inline r... |
| 7386771 | Repair of memory hard failures during normal operation, using ECC... |
| 7386772 | Test module for testing of electronic systems |
| 7383475 | Design structure for memory array repair where repair logic canno... |
| 7380183 | Semiconductor circuit apparatus and scan test method for semicond... |
| 7366965 | Semiconductor integrated circuit |
| 7366964 | Method, system, and apparatus for loopback entry and exit |
| 7363560 | Circuit for and method of determining the location of a defect in... |
| 7363563 | Systems and methods for a built in test circuit for asynchronous ... |
| 7353439 | Cross-platform test environment automatic setup method and system |
| 7350122 | Method, apparatus and computer program product for implementing s... |
| 7343535 | Embedded testing capability for integrated serializer/deserialize... |
| 7340659 | Method of testing multiple modules on an integrated circuit |
| 7334175 | Method for driving retransmission timer in mobile telecommunicati... |
| 7320096 | System and method for testing memory at full bandwidth |
| 7315966 | Quality measurement of circuit-switched service in cellular radio... |
| 7310757 | Error detection on programmable logic resources |
| 7308632 | Method and apparatus for measuring duty cycle distortion on an in... |
Did You Know... 
PatentStorm News
