| Patent No. | Patent Title: |
| 7464287 | Strategy to verify asynchronous links across chips |
| 7464277 | Microprocessor performance mode control utilizing sensed temperat... |
| 7461244 | Method and apparatus to support booting despite deficient resourc... |
| 7457971 | Monitoring and controlling power consumption in a sequential logi... |
| 7457972 | South and north bridge and related computer system for supporting... |
| 7451330 | Portable appliance, power saving method and sound volume compensa... |
| 7451491 | Method and a device for allowing only a specific kind of hardware... |
| 7451332 | Methods and apparatuses for controlling the temperature of a data... |
| 7447921 | Scalable extensible network test architecture |
| 7447924 | Method and apparatus for power supply adjustment with increased s... |
| 7444525 | Methods and apparatus for reducing leakage current in a disabled ... |
| 7437590 | Spread-spectrum clocking |
| 7430675 | Anticipatory power management for battery-powered electronic devi... |
| 7426650 | Asynchronous wrapper for a globally asynchronous, locally synchro... |
| 7424601 | Methods and systems for running multiple operating systems in a s... |
| 7415626 | Methods, devices and circuits for activating a communication devi... |
| 7409572 | Low power memory controller with leaded double data rate DRAM pac... |
| 7404099 | Phase-locked loop having dynamically adjustable up/down pulse wid... |
| 7401242 | Dynamic power management in a processor design |
| 7383454 | System and method for blade information handling system power inv... |
| 7383430 | System and method for validating resource groups |
| 7383449 | Power management for connected circuits |
| 7380144 | Enabling and disabling of powering-off of computer system |
| 7356724 | Timebox driven scheduling of software components in hard real-tim... |
| 7350087 | System and method of message-based power management |
| 7346798 | Circuit and method for aligning transmitted data by adjusting tra... |
| 7346794 | Method and apparatus for providing clocking phase alignment in a ... |
| 7337347 | Information processing system and method for timing adjustment |
| 7337343 | Arrangement consisting of a program-controlled unit and a power c... |
| 7337309 | Secure online BIOS update schemes |
| 7334122 | System for and method of network booting of an operating system t... |
| 7330991 | Method and/or apparatus for paging to a dynamic memory array |
| 7325146 | Method and apparatus for generating SMI from ACPI ASL control cod... |
| 7315951 | High speed non-volatile electronic memory configuration |
| 7313711 | Adaptive power management in portable entertainment device |
| 7310726 | Booting from non-linear memory |
| 7310724 | Parallel execution of enhanced EFI based BIOS drivers on a multi-... |
| 7308566 | System and method for configuring lockstep mode of a processor mo... |
| 7305570 | Failsafe slave mechanism for mission critical applications |
| 7302595 | Method and apparatus for dynamic power management in a processor ... |
Did You Know... 
PatentStorm News
