U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Icon_funbox Did You Know...

...that Thomas Edison's patent application on his phonograph was approved by the Patent Office in just seven weeks? In contrast, it took Gordon Gould, the inventor of the laser, 30 years to obtain his patent -- finally awarded in 1988!

Newsletter  PatentStorm News

Make the Most of Our Site

See this month's Top Inventors and Most Cited Patents.

Stay on top of the latest innovations by subscribing to an RSS feed.

Registered users: Manage your profile.

 

Huynh, Kim


Primary examiner statistics: 692 patents; average approval time: 692 days
Assistant examiner statistics: 390 patents; average approval time: 391 days

Patents as Primary Examiner

          9            
NumberTitleIssue Date
6988153Data storing system and transmission control method
The data storage system 1 comprises tape drives 21 to 23 operable to read and write data transmitted via the SCSI bus 112 from and on a tape in parallel and a host PC 4 for controlling data transmission to the SCSI bus. The host PC...
01/17/2006
6985974Memory interface controller for a network device
A network device receives data packets from a network adaptor. A low latency memory has a first read/write performance. A high latency memory has a second read/write performance that is slower than the first read/write performance of the low latency memory. An inter...
01/10/2006
6985971Testing method of array configuration for multiple disk-array system
An array configuration testing method is proposed for multiple disk-array system containing at least one disk array. The method comprises steps of: reading array configuration; acquiring a quantity of disk drives in the array; reading the serial check sum of all dis...
01/10/2006
6985968State machine architecture partitionable into control and data planes
A system and method for optimizing state machine transitional performance in a high speed link (HSL) protocol stack at an application node disposed in a network. An input event decoder and a state decoder decode an input event and state-specific context information ...
01/10/2006
6983391Modular system with synchronized timing
A system with a set of modules having synchronized timing. The synchronized timing of the modules enables precise coordination of measurements and stimuli for an arbitrary number of modules. The modules communicate and maintain time synchronization using a communica...
01/03/2006
6983335Disk drive managing method for multiple disk-array system
A disk drive managing method manages disk drive in multiple disk-array system containing at least one disk-array. Each array has at least one disk drive with an array configuration. The array configuration comprises an array signature and serial check sum of each di...
01/03/2006
6981073Multiple channel data bus control for video processing
A method, apparatus, computer medium, and other embodiments for selectably enabling a plurality of data transfer modes along one or more channels are described. In one embodiment, data transfer between a first device and a second device is controlled based on select...
12/27/2005
6981068Removable mother/daughter peripheral card
A peripheral card having a Personal Computer (“PC”) card form factor and removably coupled externally to a host system is further partitioned into a mother card portion and a daughter card portion. The daughter card is removably coupled to the mother card. In th...
12/27/2005
6981075Information processing apparatus and communication path selection method
An information processing apparatus having a common storage accessible by a host includes: an NIC group connected with a plurality of communication paths connected to the host; an I/O processing unit for executing I/O processing of the common storage in response to ...
12/27/2005
6981074Descriptor-based load balancing
A multiprocessor switching device substantially implemented on a single CMOS integrated circuit is described in connection with a descriptor-based packet processing mechanism for use in efficiently assigning and processing packets to a plurality of processors. A plu...
12/27/2005
6981069Compressed data transmission over a plurality of transmission paths
A method and apparatus for data transmission transmits both compressed and noncompressed data over each of a plurality of transmission paths. A data identification pattern is used to request a type of data from a memory having a plurality of data types stored within...
12/27/2005
6981064Supporting multiple point-to-point sessions between network devices on an ATM backbone
Data related to multiple point-to-point sessions is transmitted on a single virtual circuit of a ATM based network. In an embodiment implemented in accordance with ATM Adaptation Layer 2 (AAL2), the data related to each session is transported on a channel of the AAL...
12/27/2005
6981067External storage subsystem
A plurality of independent cache units and nonvolatile memory units are provided in a disk controller located between a host (central processing unit) and a magnetic disk drive. A plurality of channel units for controlling the data transfer to and from the central p...
12/27/2005
6981066External storage subsystem
A plurality of independent cache units and nonvolatile memory units are provided in a disk controller located between a host (central processing unit) and a magnetic disk drive. A plurality of channel units for controlling the data transfer to and from the central p...
12/27/2005
6978326Method and apparatus for editing images representing ideas
The invention concerns editing of images representing ideas. More particularly, it concerns a method for editing images representing ideas using an apparatus comprising an input device and a display device. It consists in displaying, in the input representation zone...
12/20/2005
6978322Embedded controller for real-time backup of operation states of peripheral devices
An embedded controller includes a central processing unit, a memory interface for interface with an external memory, and a function block or peripheral device with a register for storing operation state information. The peripheral device includes a detection circuit...
12/20/2005
6976097Recording/reproducing apparatus having plural memories and method for controlling an equipment connected thereto
A control method for controlling a recording/reproducing apparatus having plural storage units and an equipment to which the recording/reproducing apparatus is connected. The recording/reproducing apparatus has first and second storage units in which data and manage...
12/13/2005
6976101Image input/output control apparatus and image input/output system
In an image input/output system, an image input/output control apparatus is interposed between an image input/output apparatus and an information terminal apparatus. Data exchange is performed between a first transmitting/receiving section of the image input/output ...
12/13/2005
6976096Method and apparatus for controlling the admission of data into a network element
A method and apparatus for controlling the admission of data packets into a network element is described. In an embodiment, a method for controlling admittance of a data packet into a memory buffer includes performing, prior to queuing the data packet for routing by...
12/13/2005
6976100Autonomic I/O adapter response performance optimization using polling
Methods, systems, and articles of manufacture for communicating with an I/O processor (IOP) are provided. Polling of message queue pointers is utilized to detect the occurrence of certain message queue related events, rather than rely on interrupts generated by the ...
12/13/2005
6976103Data migration method using storage area network
A new disk system is connected to a switch that has been already connected to a host and old disk system. At that time, the new disk system is assigned in advance a port ID of the same value as the port ID that has been assigned to the F—Port of the swi...
12/13/2005
6976174Secure multiprotocol interface
A network interface for secure multiprotocol data communication includes a doorbell circuit, a processor, memory, and a bridge circuit. The doorbell circuit responds to physical I/O addresses of the host that are mapped by a memory management unit by a registration ...
12/13/2005
6975497Method for reducing particles from an electrostatic chuck and an equipment for manufacturing a semiconductor
A method for reducing particles from an electrostatic chuck, having the steps of: setting a wafer onto an attracting face of an electrostatic chuck, attracting the wafer onto the attracting face by applying a voltage to the electrostatic chuck, releasing stress due ...
12/13/2005
6973510DMA windowing in an LPAR environment using device arbitration level to allow multiple IOAs per terminal bridge
A method, system, and apparatus for preventing input/output (I/O) adapters used by an operating system (OS) image, in a logically partitioned data processing system, from fetching or corrupting data from a memory location allocated to another OS image within the dat...
12/06/2005
6973512Adaptive peripheral device driver and software call methodology for creating same
An adaptive driver and method is presented for communicating between an operating system of a computer and various peripheral devices connected to the computer via a peripheral bus. Operating characteristics and input/output characteristics of the peripheral device ...
12/06/2005
6973513Method for efficient use of a transmit engine
A method for providing efficient use of a transmit engine in transmitting packet directing information. In one embodiment, two linked lists are used to submit packets and packet directing information to a transmit engine. When there is no packet to send, both lists ...
12/06/2005
6970950Method for operating a modular control system and control system therefor
In order to operate a modular control system that has a central processor (Z) and a plurality of peripheral modules (Bn) connected thereto, the inputs (In) and outputs (Qn) of the central processor (Z) and of each of the peripheral modules (Bn) are successively ente...
11/29/2005
6970955Power off method for wireless peripheral device
A power off method for a wireless device is proposed. A battery is installed in the wireless device as the power supply. When the power source is connected to the wireless device, an identification process is conducted between the wireless device and the wireless re...
11/29/2005
6970956Scaleable gap insertion in a data link
A pipelined escape character insertion component sequentially includes a character specific gap inserter and an expansion component. The gap inserter inserts gaps into blocks of data in a received data stream in which data elements within the blocks correspond to co...
11/29/2005
6970959Multi-execute system calls
A computer system may include one or more hosts and a plurality of data storage devices for providing multihop system calls. The data storage devices are interconnected and also connected to the one or more hosts. The connections may be direct or indirect. Each data...
11/29/2005
6970920Methods, systems and computer program products for communicating with unconfigured network devices on remote networks
Methods, system and computer program products for establishing a connection to a network device which does not have an assigned network address. A connection is established from a configuring device to the network device utilizing an unassigned network address for t...
11/29/2005
6968405Input/Output Interface and device abstraction
An electronic Input/Output Interface and device abstraction system used in gaming machine includes: a game central processing unit (the game “CPU”); an intelligent input/output controller board (the “IOCB”); an Industry Standard Architecture PC bus “ISA”...
11/22/2005
6967950Pull transfers and transfer receipt confirmation in a datapipe routing bridge
In a network of digital signal processor nodes connected in a peer-to-peer relationship, a data packet sent to a node causes a return transmission from that node. The requester digital signal processor sends a data packet to a target digital signal processor. Upon a...
11/22/2005
6968401Method, system, and program for maintaining and swapping paths in an MPIO environment
A path control module manages a set of primary paths and a set of standby paths for a target device. When a path in the set of primary paths fails, the path control module may failover to the set of standby paths. Alternatively, when a path in the set of primary pat...
11/22/2005
6968470System and method for power management in a server system
A cPCI server system includes a plurality of subsystems, each including an associated memory for storing power usage information. A power supply unit coupled to the plurality of subsystems provides power to the plurality of subsystems. A server management card is co...
11/22/2005
6965953Information processing apparatus, method for controlling information processing apparatus, and storage medium storing program for realizing the method
A control method for an information processing apparatus which can be loaded with a device driver includes an installing step of installing a device driver, a determining step of determining whether or not a control program in the information processing apparatus is...
11/15/2005
6965954Data playing system, transmitting and receiving apparatus, and bus conversion unit
A head unit outputs a control bus command in response to an input operation by a user. A conversion unit converts the control bus command into a USB data frame and outputs the USB data frame to a notebook personal computer. Based on the USB data frame, and notebook ...
11/15/2005
6963942High availability system and method for improved intialization
To address the need for a high availability system (100) and method of initializing that address failures that lock up common communication buses (109) in these systems, the present invention avoids powering-up peripheral components (e.g., 102-103
11/08/2005
6963946Descriptor management systems and methods for transferring data between a host and a peripheral
An improved descriptor system is provided in which read pointers indicate to a host and a peripheral the next location to read from a queue of descriptors, and write pointers indicate the next location to be written in a queue. The system also allows an incoming des...
11/08/2005
6961784Method and system for processing non-data frames in host bus adapters
A method and system processing non-data frames in a host bus adapter with a main processor and a first processor coupled to a host system and fibre channel is provided. The method includes, examining non-data frames; storing non-data frame information; notifying the...
11/01/2005
          9            
 
Sign InRegister
Username  
Password   
forgot password?