| Patent No. | Patent Title: |
| 5317749 | Method and apparatus for controlling access by a plurality of pro... |
| 5313592 | Method and system for supporting multiple adapters in a personal ... |
| 5278970 | Method for efficient utilization of removable data recording medi... |
| 5276815 | Input and output processing system for a virtual computer |
| 5276887 | Bus arbitration system for granting bus access to devices followi... |
| 5276808 | Data storage buffer system and method |
| 5274771 | System for configuring an input/output board in a computer |
| 5265258 | Partial-sized priority encoder circuit having look-ahead capabili... |
| 5263137 | Syntax converting apparatus for decomposing different portions of... |
| 5255372 | Apparatus for efficiently interconnecing channels of a multiproce... |
| 5255373 | Decreasing average time to access a computer bus by eliminating ... |
| 5253357 | System for determining pluggable memory characteristics employing... |
| 5253345 | Point of sale register system |
| 5253348 | Method of arbitration for buses operating at different speeds |
| 5253344 | Method and apparatus for dynamically changing the configuration o... |
| 5251305 | Apparatus and method for preventing bus contention among a plural... |
| 5249297 | Methods and apparatus for carrying out transactions in a computer... |
| 5247632 | Virtual memory management arrangement for addressing multi-dimens... |
| 5247622 | ID processing dedicated SCSI bus interface logic circuit |
| 5247685 | Interrupt handling in an asymmetric multiprocessor computer syste... |
| 5241630 | Device controller with a separate command path between a host and... |
| 5239648 | Computer network capable of accessing file remotely between compu... |
| 5237695 | Bus contention resolution method for network devices on a compute... |
| 5237694 | Processing system and method including lock buffer for controllin... |
| 5235695 | Apparatus for efficient utilization of removable data recording m... |
| 5233692 | Enhanced interface permitting multiple-byte parallel transfers of... |
| 5230056 | Battery powered information terminal apparatus wherein the clock ... |
| 5228129 | Synchronous communication interface for reducing the effect of da... |
| 5226121 | Method of bit rate de-adaption using the ECMA 102 protocol |
| 5226124 | Communication interface between a radio control transmitter and a... |
| 5226173 | Integrated data processor having mode control register for contro... |
| 5226129 | Program counter and indirect address calculation system which ... |
| 5222231 | Data processing system having a resume function and an operating ... |
| 5222227 | Direct memory access controller for a multi-microcomputer system |
| 5218703 | Circuit configuration and method for priority selection of interr... |
| 5218692 | Digital pulse timing parameter measuring device |
| 5210871 | Interprocessor communication for a fault-tolerant, mixed redundan... |
| 5206936 | Apparatus for exchanging channel adapter status among multiple ch... |
| 5202998 | Fast, simultaneous multi-processor system status communication in... |
| 5202963 | Method and apparatus for adapting a remote communications control... |
Quotables 
PatentStorm News
