U.S. patents available from 1976 to present.
U.S. patent applications available from 2005 to present.

Icon_funbox Famous Patents

British merchant Peter Durand invented the tin can in 1810.

Newsletter  PatentStorm News

Make the Most of Our Site

See this month's Top Inventors and Most Cited Patents.

Stay on top of the latest innovations by subscribing to an RSS feed.

Registered users: Manage your profile.

 

Examiner: Gossage, Glenn


Primary examiner statistics: 723 patents; average approval time: 987 days
Assistant examiner statistics: 208 patents; average approval time: 208 days

Patents as Primary Examiner (view all)

Patent No. Patent Title:
6816888 Communication process and system with service access points and g...
6807615 Apparatus and method for providing a cyclic buffer using logical ...
6807617 Processor, method and apparatus with descriptor table storing seg...
6804755 Apparatus and method for performing an instant copy of data based...
6804766 Method for managing pages of a designated memory object according...
6804747 Apparatus and method of reducing physical storage systems needed ...
6799248 Cache management system for a network data node having a cache me...
6795906 Memory controller, interface device and method using a mode selec...
6792514 Method, system and computer program product to stress and test lo...
6792503 Disk storage accessing system and method for changing access path...
6782452 Apparatus and method for processing data using a merging cache li...
6782450 File mode RAID subsystem
6779095 Apparatus and method for instant copy of data using pointers to n...
6779094 Apparatus and method for instant copy of data by writing new data...
6775759 Sequential nibble burst ordering for data
6772274 Flash memory system and method implementing LBA to PBA correlatio...
6772421 Information processing apparatus and method therefor of binding c...
6772277 Method of writing to a memory array using clear enable and column...
6772288 Extended cache memory system and method for caching data includin...
6769048 Cache synchronization method, system and apparatus for a distribu...
6766408 Semiconductor integrated circuit and method for writing into non-...
6763437 Control system, storage device and method for controlling access ...
6757791 Method and apparatus for reordering packet data units in storage ...
6757797 Copying method between logical disks, disk-storage system and its...
6754771 System for selectively transferring application data between stor...
6754649 Apparatus and method for storing data in a storage medium, while ...
6754789 Distributed fault resilient shared memory
6751700 Date processor and storage system including a set associative cac...
6742092 System and method for backing up data from a plurality of client ...
6732227 Network translation circuit and method using a segmentable conten...
6732239 Concurrent access scheme for exclusive mode cache
6728845 SRAM controller for parallel processor architecture and method fo...
6728826 Semiconductor storage device in which commands are sequentially f...
6725323 Apparatus and method for updating flash ROM in an electronic appa...
6725325 Semiconductor memory device having a double data rate (DDR) mode ...
6725344 Sram with tag and data arrays for private external microprocessor...
6718441 Method to prefetch data from system memory using a bus interface ...
6718436 Method for managing logical volume in order to support dynamic on...
6715032 Hard disk onto which table information depending on model is writ...
6715035 Cache for processing data in a memory controller and a method of ...

Patents as Assistant Examiner (view all)

Patent No. Patent Title:
8060700 System, method and frame buffer logic for evicting dirty data fro...
4924437 Erasable programmable memory including buried diffusion source/dr...
4924436 Data storage device having a phase change memory medium reversibl...
4899066 OR-type CMOS logic circuit with fast precharging
4876667 Data storage device having a phase change memory medium reversibl...
4875192 Semiconductor memory with an improved nibble mode arrangement
4872139 Memory protection device for an electronic apparatus
4868789 Random access memory system with circuitry for avoiding use of de...
4868790 Reference circuit for integrated memory arrays having virtual gro...
4866676 Testing arrangement for a DRAM with redundancy
4862413 Semiconductor ROM with reduced supply voltage requirement
4860258 Electrically programmable non-volatile memory having sequentially...
4858188 Semiconductor memory with improved write function
4858182 High speed zero power reset circuit for CMOS memory cells
4858190 Dual port semiconductor memory having random and serial access mo...
4855959 Dual port memory circuit
4853895 EEPROM including programming electrode extending through the cont...
4853899 Semiconductor memory having amplifier including bipolar transisto...
4853892 Associative memory device including write inhibit circuitry
4849935 Semiconductor memory including transparent latch circuits
4849933 Bipolar programmable logic array
4849937 Digital delay unit with interleaved memory
4847808 Read only semiconductor memory having multiple bit cells
4847809 Image memory having standard dynamic RAM chips
4845672 Memory circuit with active load
4845674 Semiconductor memory cell including cross-coupled bipolar transis...
4843594 Nonvolatile semiconductor memory device with a bias circuit
4843596 Semiconductor memory device with address transition detection and...
4839860 Semiconductor device having head only memory with differential am...
4833651 High-speed, asynchronous, No-Fall-Through, first-in-first out mem...
4833655 FIFO memory with decreased fall-through delay
4833650 Semiconductor memory device including programmable mode selection...
4833657 Semiconductor frame buffer memory
4833646 Programmable logic device with limited sense currents and noise r...
4831596 Pass gate with low transistor junction breakdown susceptibility
4831590 Semiconductor memory including an output latch having hysteresis ...
4829479 Memory device with improved common data line bias arrangement
4829481 Defective element disabling circuit having a laser-blown fuse
4827452 Semiconductor memory including a selectively disabled redunancy c...
4825413 Bipolar-CMOS static ram memory device
 
Sign InRegister
Username  
Password   
forgot password?