| Patent No. | Patent Title: |
| 6292865 | Method and apparatus for reducing bus bridge thrashing by tempora... |
| 6154803 | Method and arrangement for passing data between a reference chip ... |
| 6128684 | Bus bridge |
| 6115769 | Method and apparatus for providing precise circuit delays |
| 6105087 | Event recognition by a state machine whose state is dependent upo... |
| 6085269 | Configurable expansion bus controller in a microprocessor-based s... |
| 6078980 | Regulating a data transfer time |
| 6070209 | Delivering transactions between data buses in a computer system |
| 6065083 | Increasing I/O performance through storage of packetized operatio... |
| 6065077 | Apparatus and method for a cache coherent shared memory multiproc... |
| 6065125 | SMM power management circuits, systems, and methods |
| 6055640 | Power estimation of a microprocessor based on power consumption o... |
| 6047347 | Computer system with programmable bus size |
| 6041416 | Circuit for reducing audio amplifier noise during powering on and... |
| 6035344 | Data transfer apparatus which outputs data based upon a control s... |
| 6016525 | Inter-bus bridge circuit with integrated loopback capability and ... |
| 6009489 | Method and system for supporting non-deterministic burst lengths ... |
| 6006298 | On-line module replacement system |
| 6002675 | Method and apparatus for controlling transmission of data over a ... |
| 6003101 | Efficient priority queue |
| 5999999 | Communication control device and a communication system using the... |
| 5996079 | Method for indicating power-consumption status |
| 5991520 | Application programming interface for managing and automating dat... |
| 5991846 | Information processing apparatus with output device selection bas... |
| 5991843 | Method and system for concurrent computer transaction processing |
| 5991883 | Power conservation method for a portable computer with LCD displa... |
| 5987545 | Control device for enabling and disabling the data transmission b... |
| 5987544 | System interface protocol with optional module cache |
| 5983304 | Buffer flush controller of a peripheral component interconne... |
| 5978872 | Method and system for concurrent computer transaction processing |
| 5978875 | Apparatus and method for scheduling use of bus |
| 5978881 | Scalable switcher with detachably securable frame adapter cards f... |
| 5974551 | Power supply device and a power supply method for a computer syst... |
| 5968154 | Distributed priority arbitrating method and system in multi-point... |
| 5968153 | Mechanism for high bandwidth DMA transfers in a PCI environment |
| 5968155 | Digital gate computer bus |
| 5958055 | Power management system for a computer |
| 5960179 | Method and apparatus extending coherence domain beyond a computer... |
| 5951689 | Microprocessor power control system |
| 5941989 | Apparatus for indicating power-consumption status in a computer s... |
Did You Know... 
PatentStorm News
