| Patent No. | Patent Title: |
| 8190863 | Apparatus and method for heterogeneous chip multiprocessors via r... |
| 8181002 | Merging checkpoints in an execute-ahead processor |
| 8171262 | Method and apparatus for clearing hazards using jump instructions |
| 8166480 | Reducing lock contention by adding a time slice to an active thre... |
| 8161270 | Packet data modification processor |
| 8161271 | Store misaligned vector with permute |
| 8145887 | Enhanced load lookahead prefetch in single threaded mode for a si... |
| 8140826 | Executing a gather operation on a parallel computer |
| 8135941 | Vector morphing mechanism for multiple processor cores |
| 8131976 | Tracking effective addresses in an out-of-order processor |
| 8131980 | Structure for dynamic livelock resolution with variable delay mem... |
| 8127117 | Method and system to combine corresponding half word units from m... |
| 8122231 | Software selectable adjustment of SIMD parallelism |
| 8108654 | System and method for a group priority issue schema for a cascade... |
| 8095779 | System and method for optimization within a group priority issue ... |
| 8095782 | Multiple simultaneous context architecture for rebalancing contex... |
| 8095780 | Register systems and methods for a multi-issue processor |
| 8095777 | Structure for predictive decoding |
| 8095778 | Method and system for sharing functional units of a multithreaded... |
| 8090933 | Methods computer program products and systems for unifying progra... |
| 8086832 | Structure for dynamically adjusting pipelined data paths for impr... |
| 8086824 | Stream processing system having a reconfigurable memory module |
| 8082422 | Pipelined processing |
| 8082424 | Determining when a set of compute nodes participating in a barrie... |
| 8082418 | Method and apparatus for coherent device initialization and acces... |
| 8082428 | Methods and system for resolving simultaneous predicted branch in... |
| 8082419 | Residual addition for video software techniques |
| 8078832 | Virtual architectures in a parallel processing environment |
| 8055878 | Method and structure for skewed block-cyclic distribution of lowe... |
| 8055886 | Processor micro-architecture for compute, save or restore multipl... |
| 8051276 | Operating system thread scheduling for optimal heat dissipation |
| 8046563 | Virtual architectures in a parallel processing environment |
| 8037285 | Trace unit |
| 8028154 | Method and system for reducing instruction storage space for a pr... |
| 8019975 | System and method for handling load and/or store operations in a ... |
| 8006078 | Central processing unit having branch instruction verification un... |
| 7996585 | Method and system for state tracking and recovery in multiprocess... |
| 7984278 | Hardware resource having an optimistic policy and a pessimistic p... |
| 7979682 | Method and system for preventing livelock due to competing update... |
| 7979686 | System and method for isochronous task switching via hardware sch... |
Bizarre Patents 
PatentStorm News
